#### Part 1

#### Recall:

- two types of charge carriers in semiconductors: electrons & holes
- two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction

Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:



- i) arrow indicates direction of current flow
- ii) B-C, B-E have diode drops. But transistors are NOT equivalent to two back-to-back diodes. (B-C, B-E junctions are also asymmetric, larger drop across B-C junction)

Notation:

- i)  $V_B$ ,  $V_C$ ,  $V_E$  = voltage at base, collector, emitter w.r.t. ground
- ii)  $V_{BE}$  = voltage at base w.r.t emitter
- iii) $V_{CE}$  = voltage at collector w.r.t emitter
- iv) $V_{CC}$  usually the positive power supply voltage
- v)  $V_{EE}$  usually the negative power supply voltage

#### $\underline{If V_{CE}} > V_{BE}$

B-E junction is forward biased therefore current should flow...

C-E junction is reversed biased. If C-E formed a normal diode, no current would flow through the collector. The difference is that the base region is *very thin* and a strong E field exists at the C-B junction which "collects" any electrons that come nearby.

 Electrons are injected into base from emitter (from the diode equation I<sub>E</sub>~I<sub>0</sub>exp<sup>qV<sub>BE</sub>/kT</sup>)
 e's arriving at the base have two possibilities i) recombine with holes and flow out of the base ii) if an electron drifts near the C-B junction it will be sucked across the junction due to the large *E* field

If  $I_E$  is large enough (ii) usually dominates. A 'logjam' of electrons looking for holes in the thin base material make the electrons likely to jump into the collector. In this case  $I_C \sim \alpha I_E$  where  $\alpha \le 1$ 



 $I_B$   $p \neq$  field

 $I_{\rm E} = I_{\rm B} + I_{\rm C}$ 

Early transistors had  $\alpha \sim 0.9$  today typical transistors have values  $\alpha \sim 0.99$  More convenient notation uses the parameter  $\beta$  to distinguish transistors.

 $I_c = \beta I_B$  And typical values of  $\beta$  range from ~50-100.  $\beta \equiv \frac{I_c}{I_B}$  is the current gain of the transistor at (DC).

A small base current cause a much larger current to flow through the collector/emitter.

note:  $\alpha = \frac{\beta}{1+\beta}$   $\beta = 100 \rightarrow \alpha = .99$   $\beta = 50 \rightarrow \alpha = .98$ 

 $\beta$  is a much more sensitive measure of transistor properties

# **Common Emitter Configuration**



There are 4 variables of interest:  $V_{BE}$ ,  $I_B$ ,  $V_{CE}$ ,  $I_C$ V<sub>CE</sub>

The most useful relationships among these are:



So long as  $V_{CE} > 0.6V$ ,  $V_{BE}$  and  $I_C$  depend only weakly on  $V_{CE}$ 

i.e.  $V_{BE} \sim f_1'(I_B) \sim \text{fairly constant}$  $I_C \sim f_2'(I_B)$ 

#### Three regions of operation

1) Active Region  $V_{BE} \sim 0.6V$  $V_{CE} > V_{BE} (I_C > 0)$  $\beta$  defined as: I<sub>C</sub>/I<sub>B</sub> is large ~ 100 This mode is used in linear amplifiers 2) Saturation  $V_{BE} \sim 0.8 V$  $V_{CE} < V_{BE}$ Still have  $I_C > 0$ , but  $\beta$  is small ~ 10 Transistor is used as a switch in this mode

3) Cutoff

 $V_{BE} < 0.5V$  therefore  $I_E, I_C = 0$ Transistor does not conduct

Comments:

- for pnp reverse the above signs and inequalities
- $I_c$  is never < 0 in normal operation (large reverse voltages can cause breakdown and frequently • ruin a transistor)

#### Simple model of transistor in active region

 $V_{CE} > V_{BE}$  (or for pnp type  $V_{CE} < V_{BE}$ )

- 1) 'current gain' picture  $I_C/I_B = \beta(\sim 100)$ since  $I_E = I_B + I_C$ ,  $I_C = \frac{\beta}{(\beta+1)} I_E \sim I_E$
- 2) Assume simple V-I diode characteristics for B-E junction



or for pnp





Transistors

#### **Emitter follower (aka common collector)**

Used to buffer a higher output impedance source to drive a lower input impedance load.



#### Constructing an emitter follower



# KVL: $V_{in} - V_{BE} = V_{out} \quad V_{out} = V_{in} - 0.6 V$ $V_{in} - V_{BE} - I_E R_E = V_{EE}$ The output simply follows the input when the transistor is in the

if  $R_{\rm in} \gg R_{\rm s}$  and  $R_{\rm out} \ll R_{\rm L}$ 

RB, C are optional (they spoil Q of resonant circuits formed by stray L,C in circuit. (greater importance at high frequencies)

#### Emitter follower in cutoff region



at cutoff  $V_{in} < V_{EE}$ -0.6V

The transistor can do no more that shut off current flow, allowing the base to sit at  $V_{EE}$ 

(very large negative biases can cause breakdown and damage to transistor)

#### **Emitter follower at saturation**

V<sub>cc</sub>





Analysis of input and output impedance of the emitter follower



 $V_{in} - I_B R_B - V_{BE} = V_{out}$   $V_{in} - I_B R_B - V_{BE} - I_E R_E = V_{EE}$ nonlinear relationship for  $I_E, V_{BE}$   $(I_E \propto e^{qV_{BE}/kT})$  makes it difficult to define impedance by using V/I

Instead we use "small signal analysis" to define the impedances for time varying signals.

Express V,I as a time invariant part + a time varying part

$$V \rightarrow V_{DC} + \Delta V(t) \equiv V_{DC} + \nu$$
$$I \rightarrow I_{DC} + \Delta I(t) \equiv I_{DC} + \iota$$

then define  $Z = \frac{\Delta V}{\Delta I} = \frac{v}{\iota}$  (for AC signals)

In the simple transistor model

Note: we now adopt a notation where lower case letters will generally refer to small signal equivalents in a circuit analysis

Transistors

#### Small signal equivalent analysis of the emitter follower



Input impedance  $Z_{in} = \frac{v_{in}}{\iota_b} = \frac{v_{out} + \iota_b R_B}{\iota_b}$  then use  $\iota_e = (\beta + 1)\iota_b$ 

$$Z_{\rm in} = R_B + (\beta + 1) R_E \simeq (\beta + 1) R_E \quad \text{(usually } R_B < < R_E)$$

This is the input impedance "looking into the base" *note*:  $Z_{in} \gg R_B$ 

To find the output impedance, we replace the circuit by its small signal Thevenin equivalent.  $Z_{\text{trav}}$ 

$$v_{\text{thev}} \underbrace{\bigtriangledown}_{v_{\text{thev}}} v_{\text{thev}} = v_{\text{out}}^{O.C.}$$
$$Z_{\text{thev}} = \frac{v_{\text{out}}^{O.C.}}{\iota_{\text{out}}^{S.C.}}$$

finding the open circuit output:

finding the short circuit current:



#### Limitations of the emitter follower

Consider a typical application: driving a 50 Ohm terminated coaxial cable. Assume  $\Delta t \ll RC$  so that we are in the DC blocking regime for the high pass filter.

For the transistor to remain in the active region we need  $I_E > 0$ 

- positive input increases  $I_{\text{E}},$  no problems as long as  $V_{\text{in}} \! < \! V_{\text{CC}}$
- negative input pulses will decrease  $I_{\text{E}}$  and may cause cutoff

KVL: 
$$V_{in} - V_{BE} - I_S R_E = V_{SS}$$
  
 $V_{in} - V_{BE} - V_{cap} - I_L R_L = 0$ 

assume  $\Delta V_{BE} = 0$  and the capacitor is a short for our signal frequencies

small signal form of KVL:  $\begin{array}{c} \nu_{in} - \iota_s R_E = 0 \\ \nu_{in} - \iota_L R_L = 0 \end{array}$  then using  $\iota_e = \iota_s + \iota_{cap} \rightarrow \iota_e = \frac{\nu_{in}}{R_E ||R_L|}$ 

The transistor "cutsoff" when  $\iota_e = -I_E^{D.C.}$  or (equivalently) when  $\nu_{in} < -I_E^{D.C.}(R_E || R_L)$ 



Note: The cutoff voltage depends strongly on the load if  $R_L \ll R_E$ 





Transistors

The problem of reproducing negative pulses can solved by using a pnp transistor

In this case a negative pulse increase  $I_{\text{E}}$  , keeping the transistor active (but a positive pulse can cause it to cutoff in the same way illustrated above)



The general solution for bidirectional pulses is to use a complementary follower



A better design that compensates much of the cross over distortion

In this design:  $D_1$ ,  $D_2$  keep  $V_{BE} \sim \pm 0.6V$ (the downside is that  $Z_{in} \sim R/2$  !)



#### Strategy for biasing an emitter follower

1) choose quiescent current  $I_Q$ , where  $I_Q$  is the current drawn by the largest pulse which would tend to shut off the transistor.

$$I_{Q} \ge \frac{max|v_{in}|}{R_{E}||R_{L}} \simeq \frac{max|v_{in}|}{R_{L}} \quad (\text{if } v_{in} \text{ is symmetric})$$

2) choose R<sub>E</sub> (assuming AC coupled load otherwise load would affect I<sub>Q</sub>)  $V_{-} - 0.6 V - I_{-} R_{-} = VFE$ 

$$R_{E} = \frac{V_{B} - 0.6 V - I_{Q} R_{E} = VEE}{I_{Q}}$$

For maximum symmetric voltage swing at output, V<sub>B</sub> is set to ~midpoint between the two power supplies  $V_B \sim \frac{1}{2} (V_{CC} + V_{EE})$ 

$$R_{E} = \frac{1}{2} \frac{V_{CC} - V_{EE} - 1.2 V}{I_{Q}}$$

- 3) Choose the appropriate resistor divider to set the base voltage
  - $V_B \sim \frac{1}{2} (V_{CC} + V_{EE})$  for our example  $R_1 \simeq R_2$  and  $\frac{V_{CC} - V_{EE}}{R_1 + R_2} > \sim 0.1 I_Q$  this is the current through the divider

Solving for R1:  $R_1 \simeq \frac{V_{CC} - V_{EE}}{I_Q}$ 



# Note: $\beta \sim 100$ therefore above relation guarantees that $I_{\text{divider}} \sim 10 \times I_B$ so the base voltage is roughly independent of the base current

4) Finally choose the appropriate AC coupling capacitors for the input signal

$$Z_{\rm in} = (R_1 \| R_2) \| \beta(R_E \| R_L) \equiv R_{\rm in}$$

choose  $C_{\text{in}},\,C_{\text{out}}$  by the necessary low frequency signal cutoff

$$C_{\rm in} > \sim \frac{1}{\omega_{\rm 3dB} R_{\rm in}} \qquad C_{\rm out} > \sim \frac{1}{\omega_{\rm 3dB} R_L}$$



Transistors

#### **Building a simple current source**



This circuit is a good constant current source a long as  $V_C > V_{BB}$  (small rise of  $I_C w/V_{BB}$ ) Otherwise,  $\beta$  decreases as we approach saturation.

#### Compliance

A current source can only provide constant current for a limited range of voltage at the collector. This output voltage range is called the output *compliance* of the current source.  $v_{cc}$ 

The compliance is set by the requirement that the transistor stay in the active region. A current source such at the one to the right has limited  $V_{BB} \sim$  compliance related to  $R_E$ :



Compliance ~  $V_{CC} - (V_{sat} + I_E R_E) - V_{EE}$ 

I

#### Inverting amplifier (aka common emitter amplifier)



Z<sub>in</sub> is identical to the emitter follower

Zout is different

The collector looks like a very large resistance 
$$Z_{out} = R_C ||\infty \simeq R_C$$

cross checking with the Thevenin equivalent

$$v_{out}^{O.C.} = \frac{-R_C}{R_E} v_{in}$$
 here we have use the small signal short:

This circuit cannot maintain a large gain while driving a low impedance load

$$|G|_{R_L} = \frac{R_C ||R_L}{R_E} < \frac{R_C}{R_E}$$

The solution to allow driving a heavier load is to add an emitter follower



Transistors

#### Part 2

#### **Hybrid Parameters**

In our simple analysis of transistor circuits thus far we have assumed the applicability of a simple model  $V_{BE} \sim 0.6 V$ ,  $\Delta V_{BE} = v_{BE} = 0$  in the active region.

These assumptions lead to unphysical results in some cases

1)  

$$V_{\text{out}} = \frac{-R_C}{R_E} \to \infty$$
 implies infinite gain of inverting amplifier  
2)  
 $V_{\text{out}} = \frac{R_B}{\beta + 1} \to 0$  implies zero (or at least arbitrarily small) output impedance

We can refine the simple model for small signal analysis by making a Taylor expansion of the input and output characteristics that we saw earlier.

$$V_{BE} = f_{1}(I_{B}, V_{CE})$$

$$\rightarrow v_{BE} = \frac{\delta f_{1}}{\delta I_{B}}|_{V_{CE}} \iota_{b} + \frac{\delta f_{1}}{\delta V_{CE}}|_{I_{B}} v_{ce}$$

$$= h_{ie} \iota_{b} + h_{re} v_{ce}$$

Using V=IR

 $h_{ie}$  is a resistance

h<sub>re</sub> is unit less

 $I_{C} = f_{2}(I_{B}, V_{CE})$   $\rightarrow \iota_{C} = \frac{\delta f_{2}}{\delta I_{B}}|_{V_{CE}} \iota_{b} + \frac{\delta f_{2}}{\delta V_{CE}}|_{I_{B}} \nu_{ce}$   $= h_{fe} \iota_{b} + h_{oe} \nu_{ce}$ 

h<sub>fe</sub> is unit less h<sub>oe</sub> is 1/resistance The transistor model circuit described by these equations is shown in the figure below:



В

In practice  $V_{\text{BE}}$ ,  $I_{\text{C}}$  depend only weakly on  $V_{\text{CE}}$ , in this limit  $h_{\text{re}}$  and  $h_{\text{eo}} \sim 0$ 

With this approximation we get  $\begin{array}{l}
\nu_{be} = h_{ie} \iota_{b} \\
\iota_{c} = h_{fe} \iota_{b}
\end{array}$ this should look somewhat familiar, recalling that  $h_{fe} \sim \beta$ 

The transistor model the simplifies to

An alternate and more convenient model commonly used is

here 
$$r_e \equiv \frac{h_{ie}}{\beta + 1}$$

This is called the "T equivalent circuit"

$$B \xrightarrow{\iota_{b}} r_{e}$$

#### **Ebers-Moll Approximation**

Above we have abandoned simple assumptions  $V_{BE} \sim 0.6 V$ ,  $\Delta V_{BE} = v_{BE} = 0$  to fully describe a transistor in the active region.



Small signal T equivalent circuit of the transistor looks like:

- a current source controlled by  $\iota_b$
- voltage drop across B-E junction depends on current flowing through the device



The lower plot zooms in on the effect of  $I_B$  on the saturation voltage.

С

в.

Transistors

#### Small signal analysis of the inverting amplifier

#### Assume:

 $R_3C_2(R_1||R_2)C_2 \gg$  time intervals of interest

i.e. DC blocking

(refer to Lab manual pp. 115-116 for a review of methods to establish proper DC biasing)





- 1) Gain < infinity even when  $R_3 = 0$
- 2) When  $R_3 = 0$ ,  $G = -R_C/r_e$ Since  $r_e = \mathbf{V_T}/I_E = \mathbf{V_T}/(I_E^{DC} + \iota_e)$  the gain will depend on the amplitude of the signal.

One can get a well defined *G* by setting  $R_3 >> r_e$  for the entire signal range. But then the maximum gain is limited by the  $R_c$  constraint namely,  $V_{CC} - I_c^{DC} R_c \simeq 1/2 V_{CC}$  (for max. symmetric voltage swings at output)

Grounded emitter amplifier

consider the following circuit

$$G = -R_C/r_e$$
  

$$Z_{in} = (R_1 || R_2) || \beta r_e$$
  

$$Z_{out} \simeq R_C$$

We obtain a large gain but pay the cost with:

- small  $Z_{in}$ 

- large Z<sub>out</sub>

But the more serious problem with this design is in the stability of the DC operating point.

Consider the effect of temperature variations:

At constant 
$$I_E \sim I_C \Delta V_{BE} = -2.1 \, mV/ {}^oC$$
 (see text)  
At constant  $V_{BE} \frac{I_C^{(2)}}{I_C^{(1)}} \approx 10^{(T_2 - T_1)/30^\circ C}$ 

As a consequence, a G.E. Initially biased so that  $V_c = \frac{1}{2} V_{cc}$  will saturate (i.e.  $V_c < \sim 0.6 V$ ) when  $\Delta T = 8^{\circ} C$ 

Also  $V_{BE}$  necessary to give a specific  $I_C$  will vary ~ 100mV for different transistors of the same type

#### The above circuit is a lousy design for these reasons!

A stable operating point can be obtained by adding an  $R_E$ 

 $R_{1,}R_{2} \text{ so } I_{E}R_{E} \sim 1 V(\text{i.e.} \gg \Delta V_{BE})$   $C_{E} \text{ so } r_{e}C_{e} \gg \frac{1}{f_{3dB}}$ 

Choose

The DC bias is now stable and the large gain for AC signals is unaffected. But we may experience significant signal distortion due to variations in  $r_e$  with emitter current.









This circuit is a good current source a long as  $V_C > V_{BB}$  (small rise  $I_C w/V_{CE}$ ) Otherwise,  $\beta$  decreases as we approach saturation.

A current source such at the one to the right has very limited compliance due to  $R_E$ :

Compliance ~  $V_{CC} - (V_{sat} + I_E R_E) - V_{EE}$ 

A **current mirror** can increase compliance range to within a few 10ths of a volt of the power supply and also improve Z<sub>out</sub>.

#### A simple current mirror

No R<sub>E</sub> to limit compliance of output transistor in this design.

$$V_{BE}^{1} = V_{BE}^{2}$$

$$I_{1,2} \simeq I_{0}^{(1,2)} e^{-qV_{BE}/kT_{1,2}}$$
(V<sub>BE</sub> < 0 for pnp transistor in active region)

substituting 
$$-V_{BE} = kT_1 \ln \frac{I_1}{I_0^1}$$
 in the expression for I\_2  
 $I_2 = I_0^{(2)} \left(\frac{I_1}{I_0^{(1)}}\right)^{T_1/T_2} \simeq \frac{I_0^{(2)}}{I_0^{(1)}} I_1 \left\{1 + \left(\frac{T_1}{T_2} - 1\right) \ln \frac{I_1}{I_0^{(1)}} + \cdots\right\}$ 

 $I_2$  'mirrors' or is 'programmed by'  $I_1$ 





Comments on the current mirror:

i)  $I_1 = (V_{CC} - 0.6)/R_p$  (nearly constant in the active region) then ii) if  $T_1 = T_2 \Rightarrow I_2 = \frac{I_0^{(2)}}{I_1^{(1)}}I_1$  (area scaling – current is 'mirrored')

iii)Thermal dependence: if  $T_2 > T_1 \Rightarrow \frac{I_0^{(2)}}{I_0^{(1)}} > 1$  Saturation current **grows** w/ temp, leading to a net **INCREASE** in I<sub>C</sub> with temperature (for fixed V<sub>BE</sub>), net **DECREASE** in |V<sub>BE</sub>| with temperature of ~ -2.1mV/°C for fixed I<sub>C</sub>. That's <u>not</u> obvious from looking at Ebers-Moll/diode equation.

Ideally Z<sub>out</sub> should be ~ infinity for a current source.  $\Delta I = 0 = \frac{\Delta V}{R}$  This is not the case. Use the Early Effect to understand the finite Z<sub>out</sub>.

#### **The Early Effect**

The Early Effect describes  $I_C$  dependence on  $V_{CE}$ 



It is parameterized as  $I_C = I_0 e^{-V_{BE}/V_T} (1 + \frac{V_{BC}}{V_A})$  (for V<sub>CB</sub> > 0) ~1% effect / volt

In the mirror above  $V_{BE}^{(1)}$  remains constant with changes in  $V_{CB}^{(2)}$ , but differences in  $V_{CE}^{(1,2)}$  will break the symmetry due to the Early Effect.

$$Z_{\text{out}} = \left[\frac{\delta I_C}{\delta V_{CE}}\right]^{-1} \simeq \left[\frac{\delta I_C}{\delta V_{BC}}\right]^{-1} = \left[\frac{I_C}{V_A}\right]^{-1} \equiv r_o \sim 100 \, k \, \Omega @\, 1 \, mA \qquad \frac{\Delta I_C}{\Delta V_{CE}} \text{ goes as } \frac{1}{r_o}$$
$$\frac{1}{r_o} \text{ is related to the hybrid parameter } \frac{1}{h_{oe}}$$
Recall: in our T equivalent model we took  $\frac{1}{h_{oe}} \sim 0$  as one of our simplifying assumptions.

19

Transistors

The two following methods can be used to increase  $Z_{out}$  for the current source, however the cost is a slight reduction in compliance.

#### (1)Emitter resistors

(neglecting base currents)

$$V_{CC} - I_C R_E + V_{BE} = V_B = I_C R_P$$
$$I_C \simeq I_P \simeq \frac{V_{CC} - 0.6 V}{R_P + R_E}$$

To find Z<sub>out</sub>

$$V_{BE} = V_{B} - (V_{CC} - I_{C} R_{E})$$
  
subs.  $I_{C} = I_{0} e^{-V_{BE}/V_{T}} \left( 1 + \frac{V_{BC}}{V_{A}} \right)$ 

find changes in  $V_{\mbox{\tiny BE}}$ 

so

$$\nu_{be} = \left(\frac{\delta I_C}{\delta V_{BE}}\nu_{be} + \frac{\delta I_C}{\delta V_{BC}}\nu_{bc}\right)R_E$$
$$\simeq \left(\frac{-\nu_{be}}{r_e} + \frac{I_c}{V_A}\nu_{bc}\right)R_E = \left(\frac{-\nu_{be}}{r_e} + \frac{1}{r_o}\nu_{bc}\right)R_E$$

noting that 
$$v_{be} = \iota_c R_E$$
 (V<sub>B2</sub> is fixed by Q1)  
 $\iota_c \left(1 + \frac{R_E}{r_e}\right) = \frac{1}{r_o} v_{bc} \Rightarrow Z_{out} = \frac{v_{bc}}{\iota_c} = r_o \left(1 + \frac{R_E}{r_e}\right)$ 



The increase above  $r_o$  seems plausible since any increase in I<sub>C</sub> would increase  $|V_{BE}|$  thereby decreasing I<sub>C</sub>. The emitter resistors work as a negative feedback system to help keep the current stable. But compliance is reduced somewhat by addition of R<sub>E</sub> to the output transistor.

# (2) Wilson Mirror

Both  $V_{CE(2)}$  and  $V_{CE(3)}$  are fixed (to fight Early effect) Say  $I_C$  wants to increase due to an increase in  $V_{CE(1)}$ . This will also increase  $V_{BE(2)}$ 

- thus increasing  $I_P$
- thus increasing  $V_{BE(1)}$
- thus decreasing  $I_C$
- $\rightarrow$  I<sub>c</sub> is held stable against Early Effect

For this circuit 
$$Z_{out} = r_0 \left( 1 + \frac{R_P}{r_e} \right)$$

Compliance is reduced somewhat by addition of a second diode drop.



Transistors

#### Part 3

#### **Differential Amplifier**

- i) basis of most op amps and comparators
- ii) good for sensing low level signals in a noisy environment

DC analysis of a basic differential amplifier

Assume:  $I_C = I_E$   $V_{BE} = 0.6V$ (operate in active region:  $I_C > 0$ ,  $V_{CB} >= 0$ )

To find  $V_{out}$  in terms of  $V_1, V_2$  it is sufficient to find  $I_1, I_2$ 

KVL (from base 1 to base 2):

 $V_{1} - V_{BE} - I_{1}R_{E} + I_{2}R_{E} + V_{BE} - V_{2} = 0$   $I_{2} = \frac{-(V_{1} - V_{2})}{2R_{E}} + \frac{1}{2}I_{T} \text{ where } I_{T} = I_{1} + I_{2}$   $\Rightarrow V_{\text{out}} = V_{CC} - I_{2}R_{C}$ 



To find  $I_T$  use KVL from base1 (base2) to  $V_{EE}$ 

$$\begin{array}{c} V_{1} - V_{BE} - I_{1}R_{E} - I_{T}R_{T} = V_{EE} \\ V_{2} - V_{BE} - I_{2}R_{E} - I_{T}R_{T} = V_{EE} \\ \Rightarrow I_{T} = \frac{V_{1} + V_{2} - 1.2 V - 2 V_{EE}}{R_{E} + 2 R_{T}} \end{array} \text{ therefore } I_{2,(1)} = \underbrace{ \frac{\mp (V_{1} - V_{2})}{2 R_{E}}}_{\text{differential mode}} + \underbrace{ \frac{\frac{1}{2} (V_{1} + V_{2}) - 0.6 V - V_{EE}}{R_{E} + 2 R_{T}}}_{\text{common mode}}$$

define 
$$V_{\text{Dif}} = V_1 - V_2$$
  $V_{\text{CM}} = \frac{1}{2}(V_1 + V_2)$  so  $I_{1,2} = \frac{\mp V_{\text{dif}}}{2R_E} + \frac{V_{\text{CM}} - 0.6V - V_{\text{EE}}}{R_E + 2R_T}$ 

large  $V_{\text{Dif}} =$  large  $I_{2(1)}$ small  $V_{\text{Dif}} \Rightarrow$  current suppressed by  $(R_E + 2R_T)$ 

Therefore if  $R_E \ll R_T$ , |Gain| is much larger for differential voltages than for common voltages at the two inputs.

Transistors

Phys 315/519

Small signal analysis of a differential amplifier

Assumptions:

 $V_{1}^{DC} = V_{2}^{DC}$  $I_{1}^{DC} = I_{2}^{DC}$  $r_{el} = r_{e2} = \frac{\mathbf{V}_{T}}{(1/2) I_{T}}$ 

Using KVL from base 1 to base 2

$$\begin{split} \nu_1 - (\beta + 1)\iota_{bl}(r_e + R_E) + (\beta + 1)\iota_{b2}(r_e + R_E) - \nu_2 &= 0\\ \text{use } (\beta + 1)\iota_b &\simeq \iota_c \text{ and } \iota_1 + \iota_2 &= \iota_T\\ &\Rightarrow \iota_2 &= \frac{-(\nu_1 - \nu_2)}{2(r_e + R_E)} + \frac{1}{2}\iota_T \end{split}$$

 $R_{C}$   $V_{0}$   $V_{1}$   $R_{e}$   $R_{E}$   $R_{T}$   $V_{e}$   $R_{E}$   $R_{T}$   $V_{0}$   $V_{0$ 

therefore

$$v_o = -\iota_2 R_C = \underbrace{(v_1 - v_2)}_{v_{\text{Dif}}} \underbrace{\frac{R_C}{2(r_e + R_E)}}_{Differential Gain G_{\text{Dif}}} - \underbrace{\frac{1}{2}(v_1 + v_2)}_{v_{\text{CM}}} \underbrace{\frac{R_C}{r_e + R_E + 2R_T}}_{Common Mode Gain G_{\text{CM}}}$$

Common Mode Rejection Ratio:  $CMRR = \frac{G_{\text{Dif}}}{G_{\text{CM}}} = \frac{2R_T + R_E + r_e}{2(R_e + r_e)} \simeq \frac{R_T}{R_E + r_e}$ 

CMRR is large in a good differential amplifier.  $R_T$  is often replaced by a current source to give maximum common mode rejection.

The CMMR of the differential amplifier may be significantly improved by adding a current source to the tail.



Assuming a perfect current source, we again solve for  $I_{1,2}$  as a function of  $V_{1,2}$ 

KVL:  $V_1 - V_{BEI} - I_1 R_E + I_2 R_E + V_{BE2} - V_2 = 0$ use  $I_1 + I_2 = I_T$  and  $I \simeq I_S e^{V_{BE}/V_T}$  to write:

$$(V_1 - V_2) - I_T R_E \left(1 - 2\frac{I_2}{I_T}\right) - \mathbf{V_T} \ln\left(\frac{I_T}{I_2} - 1\right) = 0$$

this relates  $I_2$  to  $V_{dif}-$  for the perfect current source (constant  $I_T$ ), the output (  $~\propto I_2~$  ) only depends on  $V_{dif}.$ 

Consider two limiting cases:

i) if  $I_T R_E \gg \mathbf{V_T}$  (25 mV at room temperature) then the current reduces to:  $I_2 = \frac{-(V_1 - V_2)}{2R_E} + \frac{1}{2}I_T$  Differential gain is similar to above case.

ii) if  $R_E = 0$  then  $\frac{I_2}{I_T} = \frac{1}{e^{(V_1 - V_2)/V_T} + 1}}$  Amplifier quickly saturates to one of two states I<sub>2</sub>=0 or I<sub>2</sub>=I<sub>T</sub> for small |V<sub>1</sub>-V<sub>2</sub>|

#### **The Miller Effect**

and 
$$\frac{v_o}{\sim} < 0$$
 (Large dV/dt across C<sub>BC</sub>)

 $\sum_{i=1}^{n} v_{o} = v_{o} \approx v_{b} \text{ and } \frac{v_{o}}{v_{b}} < 0 \text{ (Large dV/dt across C}_{BC})$ An intrinsic capacitance connects the base to the collector. At high frequencies current can be diverted from the base to the collector. frequencies current can be diverted from the base to the collector via this capacitive coupling.

(This current flow is not related to the DC case of forward biasing the BC junction.)

The effects of this are two fold:

i) Z<sub>in</sub> "looking into the base" is reduced at large frequencies

ii) The gain is reduced because of the voltage divider effect of R<sub>s</sub> and Z<sub>in</sub>

#### **Millers Theorem**

Consider a 3-terminal network:



proof:

$$\iota_{1} = \frac{\nu_{1} - \nu_{2}}{Z} = \nu_{1} \left(\frac{1 - K}{Z}\right) = \frac{\nu_{1}}{Z_{1}}$$
$$\iota_{2} = \frac{\nu_{2} - \nu_{1}}{Z} = \nu_{2} \left(\frac{1 - 1/K}{Z}\right) = \frac{\nu_{2}}{Z_{2}}$$

How much current flows through  $C_{BC}$ ?

$$I = C_{BC} \frac{dV_{Cap}}{dt} = C_{BC} (v_b - v_o) \simeq C_{CB} (1 - G) v_b$$

C<sub>CB</sub> looks like a capacitor that is 1-G times larger (remember G is negative...)

Transistors

#### Analysis of the Miller effect in an amplifier circuit

Assume we have an ideal inverting amplifier  $(Z_{in}=\infty, Z_{out}=0, Gain = -A)$ 



Applying Miller's theorem, we can redraw the circuit as:



Note: we can ignore  $C_2$  in this analysis, because it's tied to the low Z output of the amplifier and thus has no effect on the signal.

Next we compute the overall gain of the amplifier circuit which is the product of the attenuation due to the voltage divider ( $R_sC_1$ ) and the gain of the ideal amplifier (-A).

$$v_{2} = -Av_{1} = -Av_{s} \frac{1}{1+j\omega R_{s}C_{1}} = -v_{s} \frac{A}{1+j\omega R_{s}C(1+A)}$$
$$Gain = \frac{-A}{1+j\omega R_{s}C(1+A)} \xrightarrow{\rightarrow} \frac{-1}{j\omega R_{s}C}$$

- i) In the limit of low source impedance, the gain is simply -*A* as per the design of the amplifier sub-circuit.
- ii) For finite source impedance, the device becomes a "perfect integrator" as the gain approaches infinity. i.e. for  $v_{in} = e^{j\omega t}$   $v_{out} \propto \frac{1}{j\omega} e^{j\omega t}$

# Transistors

# Miller Effect in the Grounded CE Amplifier

This is more complex that the ideal case above, because of finite input and output impedances. However, we can simplify matters for not-too-large values of the input frequency.

$$\frac{\nu_1}{r_e} = -\frac{\nu_2}{R_C} + (\nu_1 - \nu_2) j \omega C_{CB}$$
$$\Rightarrow K \equiv \frac{\nu_2}{\nu_1} = \frac{-\left(\frac{R_C}{r_e} - j \omega R_C C_{CB}\right)}{(1 + j \omega R_C C_{CB})}$$

Then (KCL) becomes

 $1-K \rightarrow \frac{R_C}{r_e} \quad \text{for } \omega \ll \frac{1}{R_C C_{CB}} \text{ and } r_e \ll R_C \quad \begin{array}{l} \text{i.e.} \\ \bullet \text{ current flow through } C_{CB} \text{ is small} \\ \bullet \quad Z_{C_{CB}} \gg R_C = Z_{\text{out}} \text{ output not loaded} \end{array}$ 

Therefore the equivalent circuit can be modeled as below (using  $C_1 = C_{CB} R_C / r_e$   $C_2 = C_{CB}$ )



Since the impedance "looking into the base" of the transistor is  $\beta r_e$  the input signal sees  $Z_{in}$  at the base to be  $Z_{C_1} \|\beta r_e$ 

$$v_1 = v_S \frac{Z_{\text{in}}}{Z_{\text{in}} + R_S} = v_S \frac{Z_{C_1} \|\beta r_e}{Z_{C_1} \|\beta r_e + R_S} = v_S \frac{\beta r_e}{R_S + \beta r_e} \left[ \frac{1}{1 + j \omega C_1(R_S \|\beta r_e)} \right]$$
  
$$v_2 = -v_1 \frac{R_C}{r_e} \text{ from our assumption that } \omega \ll \frac{1}{R_C C_{CB}}$$

Solving for the circuit's gain 
$$G = \frac{v_2}{v_s} = -\frac{\beta R_C}{R_s + \beta r_e} \left[ \frac{1}{1 + j \omega \left(\frac{R_C}{r_e}\right) C_{CB}(R_s || \beta r_e)} \right]$$

This has the form of a low pass filter with 
$$\omega_{3dB} = \frac{1}{\left(\frac{R_C}{r_e}\right)C_{CB}(R_s ||\beta r_e)}$$

Notice that for large 
$$R_s \simeq \beta r_e$$
 then  
 $\omega_{3dB} \simeq \frac{1}{\frac{1}{2}\beta R_C C_{CB}} \ll \frac{1}{R_C C_{CB}}$  (and above derivations are still valid)

This means that the Miller Effect becomes the dominant cause of gain loss at high frequencies.

Summary: The Miller Effect arises when the following conditions are present:

1) large inverting gain

2) non-negligible output impedance of signal source

3) capacitance between input and output of amplifier circuit

# Transistors

Designs that avoid the Miller Effect



#### The Bootstrap Technique

Small signal equiv.



On the flipside, the Miller Technique may also be used to raise the input impedance of a circuit. In order to provide a "stiff" DC bias voltage at the base of the transistor in an emitter follower, we required  $R_1 \simeq R_2 \simeq \frac{1}{10} \beta R_E$  for a single supply follower like the one show above. From the small signal equiv. circuit we calculated  $Z_{in} = R_{Div} ||\beta R_E \simeq R_{Div}$  where  $R_{Div} \simeq \frac{1}{20} \beta R_E$  This is much less that what is possible for an emitter follower, namely  $Z_{in} \ll \beta R_E$ 

The circuit below has a much larger input impedance  $Z_{in} \sim \beta R_E$ . Almost no (A.C.) current flows through R<sub>B</sub> because both ends are at nearly the same (A.C.) voltage.



 $K \equiv \frac{v_2}{v_1} = \frac{R_L}{R_L + r_e} \qquad 1 - K = \frac{r_e}{R_L + R_e} \simeq \frac{r_e}{R_L} \qquad \frac{K}{K - 1} = \frac{-R_L}{r_e} \quad \text{(large and negative)}$  $R_B^{''} = \frac{-R_L}{r_e} R_B \rightarrow -\infty \quad \text{and} \quad R_L \| R_B^{''} \simeq R_L \quad \text{therefore} \quad Z_{\text{in}} \simeq \beta(r_e + R_L)$