VME64 Extensions
Draft Standard

VITA 1.1-199x

Draft 1.7
May 5, 1997

This draft standard is being prepared by the VITA Standards Organization (VSO) and is unapproved.

Do not specify or claim conformance to this draft standard.

VSO is the Public Domain Administrator of this draft standard and guards the contents from change except by sanctioned meetings of the task group under due process.

VITA Standards Organization
7825 East Gelding Drive, Suite 104
Scottsdale, AZ 85260
Ph: 602-951-8866  Fx: 602-951-0720
URL: http://www.vita.com
### Table of Contents, Abstract and Foreword

#### TABLE OF CONTENTS

Abstract ...................................................................................................................................................... v
Foreword ...................................................................................................................................................... vi

Chapter 1 .................................................................................................................................................. 1
Introduction to the VME64 Extensions Draft Standard ................................................................................. 1
1.1 VME64 Extensions Objectives .............................................................................................................. 1
1.1.1 9U Boards, Backplanes and Subracks ................................................................................................. 2
1.2 Terminology ......................................................................................................................................... 2
1.3 References .......................................................................................................................................... 2
1.3.1 Connector Notes ................................................................................................................................ 2
1.4 Standard Terminology .......................................................................................................................... 3

Chapter 2 .................................................................................................................................................. 4
VME64x Compliance ...................................................................................................................................... 4
2.1 Introduction ......................................................................................................................................... 4
2.2 Requirements ..................................................................................................................................... 4
2.2.1 6U VME64x Board’s Minimum Features ......................................................................................... 4
2.2.2 3U VME64x Board’s Minimum Features .......................................................................................... 4
2.2.3 6U VME64x Backplane’s Minimum Features .................................................................................. 4
2.2.4 3U VME64x Backplane’s Minimum Features .................................................................................. 5

Chapter 3 .................................................................................................................................................. 6
P1/J1 & P2/J2 Expanded Connectors .............................................................................................................. 6
3.1 Introduction ......................................................................................................................................... 6
3.2 Requirements ..................................................................................................................................... 6
3.2.1 Expanded 160 Pin Connector Placement ........................................................................................... 6
3.2.2 P1/J1 & P2/J2 Connectors, Rows z & d Pin Assignments .................................................................. 7
3.2.3 Geographical Address Pin Assignments ......................................................................................... 9
3.2.4 +3.3V Power ..................................................................................................................................... 10
3.2.5 48V Power ....................................................................................................................................... 10
3.2.6 VPC Power and Additional +5V Power ............................................................................................ 11
3.2.7 Reset and ACFail ............................................................................................................................ 12
3.2.8 Board Power Dissipation ................................................................................................................ 12
3.2.9 Backplane Termination Network using +3.3V Supply .................................................................... 12
3.2.10 Monolithic Backplanes ................................................................................................................ 12
3.2.11 Geographical Address Implementation ......................................................................................... 12
3.2.12 J2 Connector Pin Tail Lengths ...................................................................................................... 13

Chapter 4 .................................................................................................................................................. 15
P0/J0 Connector Area and VME64x Backplane Dimensions ............................................................................ 15
4.1 Introduction ......................................................................................................................................... 15
4.2 Requirements ..................................................................................................................................... 15
4.2.1 Connector Selection .......................................................................................................................... 15
4.2.2 Custom Connectors .......................................................................................................................... 16
4.2.3 P0/J0 Connector Pin Labeling .......................................................................................................... 16
4.2.4 P0/J0 Connector Mounting .............................................................................................................. 18
4.2.5 Pin Current Ratings ........................................................................................................................ 18
4.2.6 P0/J0 Keying .................................................................................................................................... 18
4.2.7 VME64x Backplane End Dimensions ............................................................................................ 19

Chapter 5 .................................................................................................................................................. 21
EMC Front Panels and Subracks ..................................................................................................................... 21
5.1 Introduction ......................................................................................................................................... 21

---

*Do not specify or claim conformance to this draft standard*
Table of Contents, Abstract and Foreword

5.2 Requirements ..........................................................................................................21
  5.2.1 EMC Front Panels and Subracks .................................................................21
  5.2.2 Solder Side Covers ......................................................................................21
  5.2.3 Front Panel Label Areas ..............................................................................21

Chapter 6 .......................................................................................................................23
Injector/Extractor ...........................................................................................................23
  6.1 Introduction .........................................................................................................23
  6.2 Requirements .....................................................................................................23
    6.2.1 Handles ......................................................................................................23
    6.2.2 Subracks ....................................................................................................23

Chapter 7 .......................................................................................................................24
Keying and Alignment Pin .............................................................................................24
  7.1 Introduction .........................................................................................................24
  7.2 Requirements .....................................................................................................24
    7.2.1 Subrack Keying ........................................................................................24
    7.2.2 Board Keying ...........................................................................................25
    7.2.3 Keying Number Identification ................................................................25
    7.2.4 User Defined and User Installed ...............................................................25
    7.2.5 Alignment Pin ...........................................................................................25

Chapter 8 .......................................................................................................................27
ESD Protection ...............................................................................................................27
  8.1 Introduction .........................................................................................................27
  8.2 Requirements .....................................................................................................27
    8.2.1 ESD Strips on VME64 Boards ..................................................................27
    8.2.2 ESD Clips in Card Guides and Subracks ..................................................27
    8.2.3 Solder Side Covers with ESD Protection ................................................27
    8.2.4 Front Panel Design for ESD Protection ..................................................28
    8.2.5 Front Panel Safety Ground Protection ....................................................28

Chapter 9 .......................................................................................................................29
Rear I/O Transition Boards ............................................................................................29
  9.1 Introduction .........................................................................................................29
  9.2 Requirements .....................................................................................................29
    9.2.1 Mechanical Dimensions ..........................................................................29
    9.2.2 Mechanical Components .........................................................................29
    9.2.3 Board Layout Orientation .........................................................................30
    9.2.4 Slot Keying Codes .....................................................................................30
    9.2.5 Connector Pin Labeling ............................................................................31
    9.2.6 Increase in Backplane Height ...................................................................31
    9.2.7 Power to Rear I/O Transition Board .......................................................32

Chapter 10 ......................................................................................................................33
Additions to CR/CSR Definition ...................................................................................33
  10.1 Introduction .......................................................................................................33
  10.2 Requirements ....................................................................................................33
    10.2.1 The Defined CR Area ..............................................................................35
    10.2.1.1 CR/CSR Space Specification ID .......................................................35
    10.2.1.2 Module Characteristics Parameters ...............................................35
    10.2.1.3 Interrupt Capabilities .........................................................................36
    10.2.1.4 Address Space Relocation .................................................................36
    10.2.1.4.1 Data Access Width Parameters (DAWPR) Definition ..................37
    10.2.1.4.2 AM Capabilities Parameters (AMCAPs) ......................................37
    10.2.1.4.3 XAM Capabilities Parameters (XAMCAPs) .................................38
    10.2.1.4.4 Address Decoder Masks (ADEMs) ...............................................38

Do not specify or claim conformance to this draft standard
Table of Contents, Abstract and Foreword

Figure 12-2 2eVME Address Broadcast - Slave Suspend Response .......................... 70
Figure 12-3 2eVME Address Broadcast - Slave Stop/Error Response .................... 71
Figure 12-4 2eVME Address Broadcast - Slave Suspend/Stop/Error Response .......... 72
Figure 12-5 2eVME Read Data Transfers - Master Termination .............................. 73
Figure 12-6 2eVME Read Data Transfers - Slave Suspend ....................................... 74
Figure 12-7 2eVME Read Data Transfers - Slave Stop/Error on Odd Beat .............. 75
Figure 12-8 2eVME Read Data Transfers - Slave Stop/Error on Even Beat ............. 76
Figure 12-9 2eVME Write Data Transfers - Master Termination ............................. 77
Figure 12-10 2eVME Write Data Transfers - Slave Suspend .................................... 78
Figure 12-11 2eVME Write Data Transfers - Slave Stop/Error on Odd Beat ............ 79
Figure 12-12 2eVME Write Data Transfers - Slave Stop/Error on Even Beat .......... 80

List of Tables

Table 3-1 P1/J1 & P2/J2 Rows z & d Pin Assignments ............................................. 7
Table 3-2 Geographical Address Pin Assignments .................................................. 9
Table 4-1 P0/J0/RJ0/RP0 Connector Pin Labeling .................................................. 17
Table 10-1 Slave Characteristics Parameter ......................................................... 35
Table 10-2 Master Characteristics Parameter ........................................................ 36
Table 10-3 Data Access Width Parameter (DAWPR) Definition ............................... 37
Table 10-4 Address Decoder Mask (ADEM) Definition .......................................... 39
Table 10-5 Address Relocation CR Examples ........................................................ 40
Table 10-6 Bit Set Register Assignment .................................................................. 41
Table 10-7 Bit Clear Register Assignment .............................................................. 41
Table 10-8 Address Decoder compare (ADER) Registers ....................................... 42
Table 10-9 Address Relocation CR/CSR Examples ............................................... 44
Table 10-10 CRAM_ACCESS_WIDTH Definition ..................................................... 45
Table 10-11 Serial Number Example .................................................................... 47
Table 10-12 Defined Configuration ROM Assignments ......................................... 48
Table 10-13 Defined Control/Status Register (CSR) Assignments ......................... 50
Table 11-1 Extended Address Modifier Line Definition ........................................... 51
Table 11-2 6U 2eVME Extended Address Modifier Codes .................................... 52
Table 11-3 3U 2eVME Extended Address Modifier Codes .................................... 52
Table 11-4 6U VME64x Signal Field Definition ...................................................... 57
Table 11-5 3U VME64x Signal Field Definition ...................................................... 57
Table 11-6 2eVME Specific Timing Parameters ..................................................... 58
Table 11-7 2eVME Timing Parameters ................................................................. 58

Abstract

This standard is an extension of the VME64 Standard, VITA 1-1994. It defines a set of features that can be added to VME and VME64 boards, backplanes and subracks. The major new features defined in this draft standard are: 1) Expanded 160 pin P1/J1 & P2/J2 connectors, 2) an optional 95 pin 2 mm hard metric P0/J0 connector for more user defined I/O, 3) +3.3V and 48V power plus more +5V power, 4) 35 more signal ground returns, 5) 46 more user defined I/O pins on the P2/J2 connector, 6) 12 spare bused signal pins plus 2 unbused pins on the P1/J1 connector for future growth, 7) pin assignments for a test and maintenance sub-bus interface, 8) slot geographical addressing, 9) mechanical support for EMC protection, 10) mechanical support for ESD protection, 11) solder side covers, 12) injector/extractor handle with locking feature, 13) board keying to specific subrack slots, 14) multifunction alignment pin, 15) reserved front panel area for labels, 16) Rear I/O Transition Board definition, 17) added CR/CSR definition, 18) support for hot swap, and 19) 2 edge VME protocol.

Do not specify or claim conformance to this draft standard
Foreword

VME became the industrial bus of choice in the 80’s with hundreds of manufacturers supplying more than a thousand different boards to the world-wide market place. Thousands of customers utilized VME for a broad number of applications.

In the late 80’s, the VME’s draft standard was expanded for 64 bit data and address capability, which also doubled the throughput. Locks, Configuration ROM / Control & Status Registers (CR/CSR), rescinding DTACK*, auto system control detection, auto slot ID, plus optional shielded DIN connectors were also added. These additional features effectively transformed VME from an 80’s bus to a 90’s bus, which allows VME to be used in even more demanding applications for the early 90’s. This standard is commonly referred to as VME64.

In the summer of 1993 the VITA Standards Organization (VSO) agreed to publish the VME64 Standard. It was also agreed to use additional standards to add features as they are agreed upon by the VSO membership. This standard is a collection of additional features as agreed upon during 1994, 1995 and the first half of 1996. There will most likely be follow on standards with even more features.

Features added to VME64 in this draft standard encompass twenty major areas:

1) "z" and "d" pin rows to the P1/J1 and P2/J2 connectors for 160 pins in each connector.
2) An optional 2 mm hard metric 95 signal pin plus 19 or 38 ground pins P0/J0 connector for more user defined I/O through the backplane.
3) Supply voltages of +3.3 and 48 volts, plus more +5V power.
4) 35 more signal ground returns between VME64x boards and VME64x backplanes for a total of 47 signal ground returns.
5) 46 more user defined I/O pins on the P2/J2 connector pair.
6) 12 bused spare pins and associated bused lines in the backplane, plus 2 unused spare pins on the P1/J1 connector for future definition.
7) Pins allocated for a test and maintenance bus to be defined in another draft standard.
8) Slot geographical addressing.
9) Mechanical support for electromagnetic compatibility (EMC) control.
10) Mechanical support for electrostatic discharge (ESD) control.
11) Solder side covers with ESD protection.
12) An injection/extraction handle with a locking feature.
13) User installed board to slot keying.
14) Alignment pin which supports solid keying, improved connector alignment, front panel ESD protection and EMC gasket alignment.
15) Reserved area on the front panel for attachment of ID and/or bar code labels.
16) Rear I/O transition boards.
17) Added CR/CSR definition.
18) Supporting specifications for hot swap.
19) 2eVME: fast 2 edge protocol.

Some of these features are independent of one another. Others are tied close together, such as the usage of +3.3 V which requires the new 160 pin connector for the P1 connector on VME64x boards and the usage of the VME64x backplane. If the 160 pin connector is used on a VME64x board, the usage of 3.3 volt power, 48 volt power, hot swap control, serial bus, etc. are independent of one another.

Do not specify or claim conformance to this draft standard
Table of Contents, Abstract and Foreword

VME64 Extensions and VME64x Usage:
The phrase "VME64 Extension" has been shortened to VME64x, where "x" implies the "Extensions" word. In product data sheets, user manuals, advertising and other promotional literature, it is encouraged that only these two phrases be used when referencing this draft standard.

Wayne Fischer
VME64x Chair & Draft Editor

The following people were on the canvas balloting committee:

>>> List to be provided. <<<

----- the following 8 sections will not be in the final standard -----

Comments, Correction and/or Additions
Anyone wishing to provide comments, corrections and/or additions to this proposed standard, please direct them to the task group chair:

Wayne Fischer, VME64x Chair & Draft Editor
FORCE COMPUTERS Inc., A Solectron Subsidiary
2001 Logic Drive, San Jose, CA 95124
Ph: 408-369-6250 Fx: 408-371-3992
Em: wfischer@fci.com Ws: http://www.forcecomputers.com

The best way to provide corrections and small additions is via marking up the specific pages and faxing them to the chair. For longer additions, the chair prefers to receive just textual information via e-mail. This draft standard is being prepared in Microsoft Word 7.0, under Windows95.

VSO and Other Standards
Should anyone want information on other standards being developed by VSO, VME Product Directories, VME Handbooks, or general information on the VME market, please contact the VITA office at the address, phone number or web site given on the front cover. Copies of the VSO minutes plus VSO meeting announcements and agenda can be retrieved from the VITA web site listed on the front cover.

Draft Copies on Web Sites
Copies of this draft standard are available on FORCE's web site, http://www.forcecomputers.com (under the Standards & Technology Button), and on VITA's web site, http://www.vita.com (under the VSO Button) in Adobe Acrobat (.pdf) file format. It is best to use versions 3.0 of the Adobe Reader.

Change Bars
All paragraphs changed in this draft from draft 1.6 are marked with a change bar on the right side of the paragraph. Any table entry that was changed will have a double bar on the right side of changed entry.

Do not specify or claim conformance to this draft standard
Draft Summary

Original content of this draft standard was presented and agreed upon at the March 7 & 8, 1994 VSO meeting. At the May 11 & 12, 1994 VSO meeting the standard name was agreed upon. At the July 18 & 19, 1994 VSO meeting 48V power was added, plus the ESD rules were refined. At the September 7 & 8, 1994 VSO meeting, basic agreement was reached on the mechanical & electrical definition of the 160 pin connector, including 4 pins for mate-first-break-last (MFBL). Agreement was also reached on the z & d rows of both the P1/J1 and P2/J2 connector pairs. The proposed P0/J0 connector became a user defined connector area, with most of the proposed new signals moved to the P1/J1 connector. At the November 16 & 17, 1994 VSO meeting, it was agreed to drop parity from the VME64 Extensions Draft Standard, plus clarify the P0/J0 connector area and extend the 48V operational range.

At the January 4 & 5, 1995 meeting is was agreed to add keying and reassign 8 pins on the "d" row of the P1/J1 connector. No changes were made at the March 8 & 9, May 24 & 25 and July 26 & 27, 1995 VSO meetings. At the September 20 & 21, 1995 VSO meeting it was agreed to allow the three VPC power pins to be used for additional +5V power and to define a reserved front panel area for ID and bar code labels. Assignment of the T&Mbus signal pins were done after the September VSO meeting.

At the November 14, 1995 High Availability VME64 Task Group meeting, basic agreement was reach on the 2eMBLT protocol. At the January 17 & 18, 1996 VSO meeting it was agreed to add an appendix on VME64x Compatibility, an appendix on VME64x Mnemonics and a Rear I/O Transition Chapter. At the March 20 & 21, 1996 VSO meeting the 2eMBLT name was changed to 2eVME after Bob Downing observed that the real focus on the new protocol was more on the two edge handshakes rather than the block transfer.

Between the November, 1995 and January, 1996 VSO meetings, the first task group ballot was conducted (on draft 1.0). As a result of this ballot, several items were changed. The main items added to draft 1.1 were: 1) Chapter 8, Rear I/O Transition Board, 2) reorganized the chapter sequence, such that the ETL chapter is just before the 2eVME chapter, 3), added an appendix for mnemonic definitions, 4) added an appendix on compliance, and 5) incorporated comments from the first task group ballot. Chapter 11, 2eVME, was left blank for draft 1.1, due to the extra time needed to get agreement on the modified 2eVME protocol.

The following major changes were made for draft 1.2 (dated June 26, 1996): 1) a complete update of Chapter 9, Additional CR/CSRs, and 2) a complete update of Chapter 11, 2eVME Protocol, 3), changed all "VME64 Ext." to "VME64x", and 4) changed all RULE "shall" words to all caps & bolded "SHALL" words. In draft 1.3, the following major changes were made: 1) added backplane end dimensions, and 2) changed all rule "SHALL" words back lower case & unbolded "shall" words. Only a few minor edits were made in generation of draft 1.4.

A second Task Group Ballot was performed on Draft 1.4. As a result of the ballot, the following things were changed in draft 1.5: 1) moved appendix D to chapter 2 (VME64x Compliance), 2) adding 1101.2 informative appendix, 3) complete re-write of the CR/CSR chapter, and 4) changing the RTRY1* line name to RESP*.

The ETL and 160 pin Simulation and Analysis was completed in January, 1997. At the January 1997 VSO meeting it was voted to de-couple the ETL chapter from the 2eVME chapter. The 2eVME protocol can be run with incident wave switching and non-incident wave switching and with either ETL or TTL bus transceivers. An added in-line circuit is needed to achieve incident wave switching when using ETL devices. Both the ETL and the 2eVME chapters were updated accordingly in draft 1.6.

The third task group ballot was done on draft 1.6. At the March 1997 VSO meeting a Task Group Ballot Review Committee (TGBRC) meeting was held. It was decided to delete the ETL chapter and the Appendix that summarized the Simulation and Analysis. There were
many edits as well, based on the comments received in the ballot. Draft 1.7, dated May 5, 1997 was the result of the comments and the March 1997 VSO meeting.

**Special Thanks:**
Bob Downing of VIPA is thanked for his efforts in writing of the 2eVME chapter. Paul Fischer of FORCE COMPUTERS for initial drafts of the CR/CSR chapter and Uwe Uhmeyer of LeCroy Research for the re-write of the CR/CSR chapter.

Chau Pham of Motorola is credited with generation of the initial 2eVME protocol definition. Bob Downing of VIPA (and University of Illinois) then enhanced the 2eVME definition to support the needs of the high energy physics community with the addition of the slave terminated protocol. Bob is thanked for his efforts in generation of the timing diagrams and for getting Chapter 11 ready for task group ballot. Kai Holz of FORCE COMPUTERS, is thanked for working with Bob Downing on the detailed timing protocol.

See the draft history for a summary of the major changes made to each draft.

**Draft History**

<table>
<thead>
<tr>
<th>Draft No.</th>
<th>Date</th>
<th>Comments &amp; Major Changes/Updates</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0.0</td>
<td>February 7, 1994</td>
<td>First draft</td>
</tr>
<tr>
<td>D0.1</td>
<td>March 4, 1994</td>
<td>Updated for March VSO meeting</td>
</tr>
<tr>
<td>D0.2</td>
<td>March 11, 1994</td>
<td>Added &quot;z&quot; &amp; &quot;d&quot; rows in P1/P1 &amp; P2/P2, updated P0/J0 pin assignments &amp; added App. A &amp; B</td>
</tr>
<tr>
<td>D0.2a</td>
<td>March 17, 1994</td>
<td>Corrected typos in D0.2</td>
</tr>
<tr>
<td>D0.3</td>
<td>May 2, 1994</td>
<td>Updated for May VSO meeting</td>
</tr>
<tr>
<td>D0.4</td>
<td>May 16, 1994</td>
<td>Changed name to VME64 Extensions &amp; major update to Extended Backplanes Chapter (#5)</td>
</tr>
<tr>
<td>D0.5</td>
<td>July 25, 1994</td>
<td>Added 48V power, changed ESD rules, added Geo. Addr Implementation and changed the &quot;VME&quot; word to &quot;VME64&quot; word in many places</td>
</tr>
<tr>
<td>D0.6</td>
<td>Oct. 25, 1994</td>
<td>Changed the MFBL pin assignments, P1/J1 &amp; P2/J2 z &amp; d rows pin assignments, plus made P0/J0 into an optionally user defined area</td>
</tr>
<tr>
<td>D0.7</td>
<td>Nov. 21, 1994</td>
<td>Dropped the parity chapter, extended the range of the 48V and clarified the P0/J0 connector area</td>
</tr>
<tr>
<td>D0.8</td>
<td>Jan. 10, 1995</td>
<td>Added the keying chapter plus reassigned 8 pins on the P1/J1 connector, &quot;d&quot; row</td>
</tr>
<tr>
<td>D0.9</td>
<td>Oct. 2, 1995</td>
<td>Allow VPC pins to be used for general +5V power, reserved area on front panels for ID &amp; bar code labels, plus assignment of the T&amp;Mbus signal pins</td>
</tr>
<tr>
<td>D1.0</td>
<td>Dec. 7, 1995</td>
<td>Added 2eMBLT and Additions to CR/CSR Definition chapters</td>
</tr>
<tr>
<td>D1.1</td>
<td>April 25, 1996</td>
<td>Added Rear I/O Transition Board chapter, changed P0/J0 to 95 pin 2 mm hard metric connector, added VME64x Compliant appendix, added VME64x Mnemonics appendix, plus cleaned up rest of draft standard per first task group ballot. The 2eVME chapter was left blank.</td>
</tr>
<tr>
<td>D1.2</td>
<td>June 26, 1996</td>
<td>Complete update of the CR/CSR and 2eVME Protocol chapters, changed all &quot;VME64 Ext.&quot; phrases to &quot;VME64x&quot;, and change all RULE &quot;shall&quot; to &quot;SHALL&quot;.</td>
</tr>
</tbody>
</table>
Table of Contents, Abstract and Foreword

<table>
<thead>
<tr>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1.3 Aug. 29, 1996</td>
<td>Added backplane end dimensions, and change all RULE &quot;SHALL&quot; words back to &quot;shall&quot; words.</td>
</tr>
<tr>
<td>D1.4 Sept. 20, 1996</td>
<td>A few minor edits</td>
</tr>
<tr>
<td>D1.5 Dec. 29, 1996</td>
<td>Many edits, plus 1) moved appendix D to chapter 2, 2) added 1101.2 informative appendix, 3) re-write of the CR/CSR chapter, and 4) changed name of RTRY1* line to RESP*.</td>
</tr>
<tr>
<td>D1.6 Feb. 7, 1997</td>
<td>A few minor edits, de-coupled ETL from 2eVME, plus added Simulation &amp; Analysis Summary Appendix.</td>
</tr>
<tr>
<td>D1.7 May 5, 1997</td>
<td>Dropped the ETL chapter and Appendix E from previous draft, plus lots of edits as a result of 3rd task group ballot and March '97 TGBRC meeting.</td>
</tr>
</tbody>
</table>

**Issues & Concerns to be Resolved**

Following are some of the issues and concerns that need to be resolved before final approval of this draft standard:

1) 2eVME skew timing numbers

**Task Group Ballots**

Most of the edits in this draft are a direct result of the third task group ballot. After the May 1997 VSO meeting, there will be a quick update of this draft standard, which will be followed by the 4th task group ballot. It is hoped that this will be the last task group ballot before submittal to ANSI for the canvas ballot phase.
Chapter 1

Introduction to the VME64 Extensions Draft Standard

1.1 VME64 Extension Objectives

This draft standard documents features that can be added to VME64 boards, backplanes and subracks defined in the VME64 Standard.

The following new features are defined for optional usage in VME64x based applications:

- Addition of z & d rows to P1/J1 and P2/J2 connectors
  - With associated pin assignments
- A user defined 2 mm hard metric P0/J0 connector (area) between P1/J1 and P2/J2 connectors
  - With 95 user defined signal pins and 19 or 38 ground pins
- 35 more signal ground return pins in the P1/J1 and P2/J2 connectors
- +3.3 volt power
- 48 volt power
- 3 more +5V power pins via the 3 VPC power pins
- Slot geographical addressing
- 12 reserved bused signal lines, plus 2 unused pins for future expansion
- 46 more user defined pins on the P2/J2 connector
- Pins allocated for a test and maintenance bus (T&Mbus)
- 3 mate first-break-last precharge voltage pins for hot swap applications
  - 2 pins are on the P1/J1 connector and 1 pin on the P2/J2 connector
  - Can also be used for +5V power when board is locked into position
  - Required for hot swap applications
- 3 mate first-break-last precharge ground pins for hot swap applications
  - 2 pins are on the P1/J1 connector and 1 pin on the P2/J2 connector
  - Required for hot swap applications
- 2 reserved pins for individual slot power control for hot swap applications
- Two bused serial bus lines for hot swap control
- Front panel EMC protection
- ESD protection
- Solder side covers for hot swap and ESD protection
- Injector/Extractor handles with optional locking feature
- Board slot keying
- Multifunction alignment pin
- Reserved area on front panel for ID and bar code labels
- Rear I/O transition boards
- Added CR/CSR definition
- A 2eVME protocol that doubles the theoretical peak data transfer rate to 160 MB/sec
1.1.1 9U Boards, Backplanes and Subracks
9U VME, VME64 and VME64x boards, backplanes and subracks will not be referenced in this draft standard. Another VSO standard is being developed that specifically defines this capability.

1.2 Terminology
See Appendix A for the new terminology specific to the added features described in this standard. Terminology described in the VME64 Standard is not repeated in Appendix A.

1.3 References
The following publications are used in conjunction with this draft standard. When they are superseded by an approved revision, that revision shall apply.
- ANSI/VITA 1-1994 VME64 Standard, Approved April 10, 1995
- IEC 603-xx 2.54 mm 160 pin connectors complementary to IEC 603-2 Style C connectors
- IEC 1076-4-101 2 mm Hard Metric Connector
- IEEE 1149.5-1995 IEEE Standard Module Test and Maintenance Bus
- VITA 1.2-1996 Enhanced Transceiver Logic Device Standard, Draft 0.4a, April 2, 1993
- VITA 2-1995 High Availability VME64 Draft Standard, Draft 0.2, November 9, 1995
- VITA X-199x IEC 603-2 Connector Keys for Board-to-Backplane Slot Keying, (no draft is available)

1.3.1 Connector Notes
The 160 pin connector defined in the IEC 603-xx connector specification is an expanded 96 pin connector that is complementary to the IEC 603-2 Style C connector. Rows a, b & c are identical in form, fit and function to the 96 pin IEC 603-2 Style C connectors, used in original VME and VME64 applications. Rows z and d adds 64 pins to the outer shell for a total of 160 pins.

The 160 pin connectors are forward and backward compatible to the 96 pin connectors. Boards with 160 pin connectors will plug into backplanes using 96 pin connectors and boards with 96 pin connectors will plug into backplanes using 160 pin connectors.

The IEC 1076-4-101 defines a family of 2 mm Hard Metric (HM) connectors. The PO/J0/RJ0/RP0 connectors defined in Chapter 3 use a Type B 25 position 2 mm connector variant with 19 positions. Each position provides 5 signal pins plus one or two ground pins.
1.4 Standard Terminology

To avoid confusion and to make very clear what the requirements for compliance are, many of the paragraphs in this standard are labeled with keywords that indicate the type of information they contain. The keywords are listed below:

- Rule
- Recommendation
- Suggestion
- Permission
- Observation

Any text not labeled with one of these keywords describes the VME64 structure or operation. It is written in either a descriptive or a narrative style. These keywords are used as follows:

**Rule <chapter>.<number>:**
Rules form the basic framework of this draft standard. They are sometimes expressed in text form and sometimes in the form of figures, tables or drawings. All rules shall be followed to ensure compatibility between board and backplane designs. All rules use the "shall" or "shall not" words to emphasize the importance of the rule. The "shall" or "shall not" words are reserved exclusively for stating rules in this draft standard and are not used for any other purpose.

**Recommendation <chapter>.<number>:**
Wherever a recommendation appears, designers would be wise to take the advice given. Doing otherwise might result in some awkward problems or poor performance. While the VME64x architecture has been designed to support high-performance systems, it is possible to design a system that complies with all the rules but has abysmal performance. In many cases a designer needs a certain level of experience in order to design boards that deliver top performance. Recommendations found in this standard are based on this kind of experience and are provided to designers to speed their traversal of the learning curve.

**Suggestion <chapter>.<number>:**
A suggestion contains advice which is helpful but not vital. The reader is encouraged to consider the advice before discarding it. Some design decisions that need to be made in designing boards are difficult until experience has been gained. Suggestions are included to help a designer who has not yet gained this experience. Some suggestions have to do with designing boards that can be easily reconfigured for compatibility with other boards, or with designing the board to make the job of system debugging easier.

**Permission <chapter>.<number>:**
In some cases a rule does not specifically prohibit a certain design approach, but the reader might be left wondering whether that approach might violate the spirit of the rule or whether it might lead to some subtle problem. Permissions reassure the reader that a certain approach is acceptable and will cause no problems. The lower-case word "may" is reserved exclusively for stating permissions in this draft standard and is not used for any other purpose.

**Observation <chapter>.<number>:**
Observations do not offer any specific advice. They usually follow naturally from what has just been discussed. They spell out the implications of certain rules and bring attention to things that might otherwise be overlooked. They also give the rationale behind certain rules so that the reader understands why the rule must be followed.
Chapter 2

VME64x Compliance

2.1 Introduction
In order for VME64x boards and VME64x backplanes to be labeled as VME64x Compliant, they are to incorporate a minimum set of functional features. This chapter specifies that minimum set of features for 3U and 6U boards and backplanes. Each of these features are described and documented in subsequent chapters within this draft standard.

2.2 Requirements

2.2.1 6U VME64x Board's Minimum Features

Rule 2.1:
In order to be labeled as a VME64x compliant board, the 6U board shall incorporate the following minimum functional features:

- Use the IEC 603-xx 160 pin connectors for both the P1 and P2 connectors
- Connect all assigned connector ground pins in rows z, a, b, and c to the board’s ground plane (row d ground pins are optional)

Observation 2.1:
All the other features defined in this draft standard are optional.

2.2.2 3U VME64x Board's Minimum Features

Rule 2.2:
In order to be labeled as a VME64x compliant board, the 3U board shall incorporate the following minimum functional features:

- Use the IEC 603-xx 160 pin connector for the P1 connector
- Connect all assigned connector ground pins in rows z, a, b, and c to the board’s ground plane

Observation 2.2:
All the other features defined in this draft standard are optional.

2.2.3 6U VME64x Backplane's Minimum Features

Rule 2.3:
In order to be labeled as a VME64x compliant backplane, the 6U backplane shall incorporate the following minimum functional features:

- Monolithic PCB
- Use the IEC 603-xx 160 pin connectors for both the J1 and J2 connectors
- Connect all assigned connector ground pins in all rows to the backplane’s ground plane
- Connect the geographical address pins as defined in this draft standard
- Route and terminate all defined VME64 and VME64x bused signal lines
- Provide power connection and distribution for +5V, +3.3V, +12V, -12V, +V1, +V2, -V1 and -V2.

Observation 2.3:
All the other features defined in this draft standard are optional.
2.2.4 3U VME64x Backplane's Minimum Features

Rule 2.4:
In order to be labeled as a VME64x compliant backplane, the 3U backplane shall incorporate the following minimum functional features:

- Use the IEC 603-2 160 pin connector for the J1 connector
- Connect all assigned connector ground pins in all rows to the backplane's ground plane
- Connect the geographical address pins as defined in this draft standard
- Route and terminate all defined VME64 and VME64x bused signal lines
- Provide power connection and distribution for +5V, +3.3V, +12V, -12V, +V1, +V2, -V1 and -V2.

Observation 2.4:
All the other features defined in this draft standard are optional.
Chapter 3

P1/J1 & P2/J2 Expanded Connectors

3.1 Introduction

This chapter specifies the optional usage (beyond the VME64x Standard) of an expanded 160 pin connector for both the P1/J1 and P2/J2 connector pairs. The expanded connector adds two 32 pin rows to the original 96 pin (3 X 32) VME and VME64 connectors. These new rows are called the “z” row and “d” row. The pin definitions for these added rows are defined in this chapter. This expanded 160 connector is defined in the IEC 603-xx Standard.

The z row is adjacent to the a row and the d row is adjacent the c row. The five rows are labeled z, a, b, c and d.

Each expanded 160 pin connector provides 4 pins that mate-first-break-last (MFBL). The four MFBL pins are d1, d2, d31 and d32. On the P1/J1 connectors all 4 pins are used for hot swap and on the P2/J2 connector, only the lower 2 pins are used for hot swap.

Usage of the expanded connector for both the P1/J1 and P2/J2 connector pairs along with the associated signal assignments greatly expands the capability of VME64x boards and VME64x based systems. This chapter primarily defines the pin assignment of the two expanded connectors and several related power and signaling pin requirements. Mechanical placement of the 160 pin connectors on VME64x boards and on the VME64x backplanes is defined in IEEE Standard 1101.10.

3.2 Requirements

3.2.1 Expanded 160 Pin Connector Placement

Rule 3.1:

VME64x boards that incorporate the usage of the expanded 160 pin connectors for the P1 and P2 connector positions shall use the IEC 603-xx 160 pin plug connector, with a minimum endurance level of 250 mating cycles, which is in accordance to IEC 603-2 performance level 2.

Rule 3.2:

Placement of the P1 and P2 connectors on VME64x boards shall be per IEEE Standard 1101.10.

Rule 3.3:

VME64x backplanes that incorporate the expanded 160 pin connectors for the J1 and J2 connector positions shall use the IEC 603-xx 160 pin receptacle connector, with a minimum endurance level of 400 mating cycles, which is in accordance to IEC 603-2 performance level 2.

Rule 3.4:

Placement of the J1 and J2 connectors on VME64x backplanes shall be per IEEE Standard 1101.10.

Permission 3.1:

Permission is given to selectively load only the signal and power pins in the P1 and P2 connectors on VME64x boards.

Rule 3.5:

The ground pins shall always be loaded in the P1 and P2.

Rule 3.6:

All pins in the J1 and J2 connector shall always be loaded.

Observation 3.1:

In some applications, not all pins are needed (used) in the P1 and P2 connectors.
Using selectively loaded connectors may provide a cost savings and will reduce insertion/withdrawal forces.

3.2.2 P1/J1& P2/J2 Connectors, Rows z & d Pin Assignments

Rule 3.7:
The signal pin assignment of the P1/J1 and P2/J2 connector pairs, rows z and d shall be as defined in Table 3-1, P1/J1 and P2/J2 Rows z & d Pin Assignments. See Appendix B for definition of these signals.

<table>
<thead>
<tr>
<th>Position No.</th>
<th>Position P1/ J1</th>
<th>Position P2/ J2</th>
</tr>
</thead>
<tbody>
<tr>
<td>No.</td>
<td>Row z</td>
<td>Row d</td>
</tr>
<tr>
<td>1</td>
<td>MPR</td>
<td>VPC (1)</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>GND (1)</td>
</tr>
<tr>
<td>3</td>
<td>MCLK</td>
<td>+V1</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>+V2</td>
</tr>
<tr>
<td>5</td>
<td>MSD</td>
<td>RsvU</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>-V1</td>
</tr>
<tr>
<td>7</td>
<td>MMD</td>
<td>-V2</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
<td>RsvU</td>
</tr>
<tr>
<td>9</td>
<td>MCTL</td>
<td>GAP*</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td>GA0*</td>
</tr>
<tr>
<td>11</td>
<td>RESP*</td>
<td>GA1*</td>
</tr>
<tr>
<td>12</td>
<td>GND</td>
<td>+3.3V</td>
</tr>
<tr>
<td>13</td>
<td>RsvBus</td>
<td>GA2*</td>
</tr>
<tr>
<td>14</td>
<td>GND</td>
<td>+3.3V</td>
</tr>
<tr>
<td>15</td>
<td>RsvBus</td>
<td>GA3*</td>
</tr>
<tr>
<td>16</td>
<td>GND</td>
<td>+3.3V</td>
</tr>
<tr>
<td>17</td>
<td>RsvBus</td>
<td>GA4*</td>
</tr>
<tr>
<td>18</td>
<td>GND</td>
<td>+3.3V</td>
</tr>
<tr>
<td>19</td>
<td>RsvBus</td>
<td>RsvBus</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
<td>+3.3V</td>
</tr>
<tr>
<td>21</td>
<td>RsvBus</td>
<td>RsvBus</td>
</tr>
<tr>
<td>22</td>
<td>GND</td>
<td>+3.3V</td>
</tr>
<tr>
<td>23</td>
<td>RsvBus</td>
<td>RsvBus</td>
</tr>
<tr>
<td>24</td>
<td>GND</td>
<td>+3.3V</td>
</tr>
<tr>
<td>25</td>
<td>RsvBus</td>
<td>RsvBus</td>
</tr>
<tr>
<td>26</td>
<td>GND</td>
<td>+3.3V</td>
</tr>
<tr>
<td>27</td>
<td>RsvBus</td>
<td>LI/I*</td>
</tr>
<tr>
<td>28</td>
<td>GND</td>
<td>+3.3V</td>
</tr>
<tr>
<td>29</td>
<td>SBB</td>
<td>LI/O*</td>
</tr>
<tr>
<td>30</td>
<td>GND</td>
<td>+3.3V</td>
</tr>
<tr>
<td>31</td>
<td>SBA</td>
<td>GND (1)</td>
</tr>
<tr>
<td>32</td>
<td>GND</td>
<td>VPC (1)</td>
</tr>
</tbody>
</table>
Chapters 1 through 11

Note: (1) These pins are MFBL (mate-first-break-last) pins

Observation 3.2:
Pins d1 and d2 of the P2 connector will mate before the other pins in rows z, a, b, c and d. Be aware that this may cause problems with user defined I/O signals when using these pins during hot swap operations.

Observation 3.3:
Be aware that during hot swap operations, the VPC power may be applied first, therefore boards should be designed to tolerate the application of VPC before GND is connected. The same applies during hot swap removal, VPC may be the last contact to be removed.

Observation 3.4:
Specification of the +3.3V, +V (+V1 & +V2) & -V (-V1 & -V2) [48V] and VPC power are defined in Sections 2.2.4, 2.2.5 and 2.2.6 of this standard.

Rule 3.8:
The GND pins shall be connected to the VME64x board’s signal ground plane and the VME64x backplane’s signal ground plane.

Rule 3.9:
The UD, User Defined, pins shall be treated in the same fashion and have the same rules as the User Defined pins in the VME64 Standard.

Rule 3.10:
The RsvBus (reserved bused) pins shall not be used by VME64x boards and are reserved for future use.

Rule 3.11:
The 12 RsvBus pins, the 2 serial bus pin (SBA and SBB), the 5 test and maintenance bus (MPR, MCLK, MSD, MMD & MCTL) pins and the RESP* pin shall be bused and terminated on VME64x backplanes that implement a 160 pin connector for J1 in the same fashion and have the same rules as the other VME64 bused signals defined in the VME64 Standard.

Rule 3.12:
The LI/I* (Live Insertion/Input) and LI/O* (Live Insertion/Output) pins shall be reserved for specification by the High Availability VME64 Draft Standard.

Observation 3.5:
The LI/I*, LI/O* and RsvU pins are not bused but just feed through the backplane.

Rule 3.13:
The two serial bus pins, SBA and SBB, shall be reserved for specification by the High Availability VME64 Draft Standard.

Rule 3.14:
The five test and maintenance bus signal lines (MPR, MCLK, MSD, MMD & MCTL) shall be reserved for specification by the IEEE 1149.5 MTM-Bus Standard, with tailoring and additional commands specified in the High Availability VME64 Draft Standard.

Rule 3.15:
The ground (GND) return path on the backplane shall present a maximum peak to peak voltage differential of 50 mV across the backplane, measured between any connector pin making contact with the GND rail, under conditions of maximum current demand and all conditions of loading and noise expected for that system. Backplane termination networks are included in this rule. This applies for all frequencies, including DC.

Rule 3.16:
A voltage differential no greater than 50 mV shall be presented across all the power rails (+5V, +3.3V, +V, -V, +12V and -12V) when measured between any two connector pin making contact with the respective power rail, under conditions of maximum
current demand and all conditions of loading and noise expected for that system. This applies for all frequencies, including DC.

**Observation 3.6:**
While VME64x boards (with 160 pin connectors) can physically be plugged into a VME64 backplane (with 96 pin connectors), the two outer rows of pins, z and d, will not be connected to anything.

**Observation 3.7:**
Given Observation 3.xx, the user should determine from the vendor whether a specific VME64x compatible boards can be configured to operate correctly in a VME64 backplane.

**Permission 3.2:**
Vendors may design VME64x boards that can only be used in VME64x backplanes.

### 3.2.3 Geographical Address Pin Assignments

**Rule 3.17:**
The 6 geographical address pins (GA0*, GA1*, GA2*, GA3*, GA4* and GAP*) shall be tied to ground or left open (floating) on the backplane J1 connector as defined in Table 3-2, Geographical Address Pin Assignments.

<table>
<thead>
<tr>
<th>Slot No.</th>
<th>GAP* Pin</th>
<th>GA4* Pin</th>
<th>GA3* Pin</th>
<th>GA2* Pin</th>
<th>GA1* Pin</th>
<th>GA0* Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Open</td>
<td>Open</td>
<td>Open</td>
<td>Open</td>
<td>Open</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>Open</td>
<td>Open</td>
<td>Open</td>
<td>Open</td>
<td>GND</td>
<td>Open</td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
<td>Open</td>
<td>Open</td>
<td>GND</td>
<td>GND</td>
<td>Open</td>
</tr>
<tr>
<td>4</td>
<td>Open</td>
<td>Open</td>
<td>Open</td>
<td>GND</td>
<td>Open</td>
<td>Open</td>
</tr>
<tr>
<td>5</td>
<td>Open</td>
<td>GND</td>
<td>Open</td>
<td>GND</td>
<td>GND</td>
<td>Open</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>GND</td>
<td>Open</td>
<td>Open</td>
<td>GND</td>
<td>Open</td>
</tr>
<tr>
<td>7</td>
<td>Open</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>Open</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>Open</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>Open</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td>Open</td>
<td>GND</td>
<td>Open</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>13</td>
<td>Open</td>
<td>Open</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>14</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>15</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>16</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>18</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>Open</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>21</td>
<td>Open</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
</tbody>
</table>

*Do not specify or claim conformance to this draft standard*
Observation 3.8:
Boards which use the geographical address signals will most likely use a pull up resistor to Vcc. The device that samples the levels of the geographical address pins will read the inverted value of the slot number into which the board is plugged. When the board is plugged into a VME/VME64 backplane the slot number will be zero with a parity error (GAP* open).

Rule 3.18:
The board shall limit the current through each geographical address pin to a maximum of 2 mA.

3.2.4 +3.3V Power

Rule 3.19:
The +3.3V power supplied to each slot on the VME64x backplane shall remain within the limits of +3.25V to +3.45V, including regulation variation, noise and ripple frequencies to 20 MHz.

Rule 3.20:
The current drawn for +3.3V pins shall follow the maximum current draw per power pin as specified in the VME64 Standard, Figure 5-7, Current Rating For Power Pins.

Observation 3.9:
If the maximum board ambient temperature is 60° C, the maximum current that can be drawn per power pin in a multi-pin configuration is 1.25 Amp. With 10 +3.3V power pins on the P1/J1 connector pair, a nominal 41 watts of +3.3V power can be supplied to a VME64x board.

Rule 3.21:
+3.3V, +5V, +12V, -12V and 48V power will ramp up and down independently of one another. Boards shall be designed to accommodate any combination of power up and down sequence without causing board failure.

2.2.5 48V Power

Rule 3.22:
The 48V power supplied to each slot via the +V (+V1 & +V2) and -V (-V1 & -V2) power pins on the VME64x backplanes shall remain within the limits of 38V to 75V, including regulation variation, noise and ripple frequencies to 20 MHz.

Observation 3.10:
A nominal voltage of either 48 V or 60 V may be used in VME64x boards and systems for telecom and military type applications.

Rule 3.23:
The current drawn for the +V1, +V2, -V1 and -V2 pins shall follow the maximum current draw per power pin specified in the VME64 Standard, Figure 5-7, Current Rating For Power Pins.

Rule 3.24:
Each board’s power draw of the 48V power shall be balanced between the +V (+V1 plus +V2) and -V (-V1 plus -V2) power pins, with no more than 1 mA of current going through the ground pins.

Recommendation 3.1:
It is highly recommended that the 48V leakage current be kept below 100 uA.

Rule 3.25:
The system power supply of the 48V power shall ensure that the +V (+V1 & +V2) voltage is always above or equal to the ground voltage level and that the -V (-V1 & -V2) voltage is always below or equal to the ground voltage level.

Observation 3.11:
If the +V1 and +V2 voltage rails are tied to ground and the +12V power is used, the
nominal voltage between the +12V and the -V1 and -V2 power rails is 60 volts. With voltage tolerances, the 60 volt maximum is well exceeded.

**Observation 3.12:**
System implementors and users should be aware that the United States Underwriters Laboratory (UL) rules that whenever any two power points within a system (black box) exceeds 60 V, it is considered unsafe for “human operation”. The design of boards will allow for larger voltages between any combination of power rails. But, how a "VME64x System" is integrated is the responsibility of the system integrator, and should comply with all applicable laws and regulations with respect to safety and other computer requirements, including EMC.

**Observation 3.13:**
For some applications, dual 48 V power rails are required. It may be necessary to build backplanes that split the +V1 and +V2 into two power rails, and/or split the -V1 and -V2 into two power rails.

**Recommendation 3.2:**
The usage of single or dual 48V supply and the decision whether the negative or the positive poles will be tied together, is up to the system configuration. Therefore it is recommended that generic VME64x backplanes provide individual connections for each of the +V1, +V2, -V1, -V2 power rails.

**Recommendation 3.3:**
Boards that are designed to support the dual 48 V power rails should place diodes or equivalent on each of +V (+V1 and +V2) power pins and/or on each of the -V (-V1 and -V2) power pins. In event one of the power rails fails, the other power rail will supply the main power to the board.

### 3.2.6 VPC Power and Additional +5V Power

VPC is the three pre-charge voltage pins on the P1/J1 and P2/J2 connectors. These three pins mate a minimum of 1.5 mm before the other pins during live insertion. During live withdraw, these pins are the last to break contact. This feature is required to support the hot swap capability defined in the High Availability VME64 (H.A.VME) Draft Standard.

**Rule 3.26:**
If VPC power is used, all three VPC power pins shall be used on 6U boards and both VPC power pins on 3U boards shall be used.

**Rule 3.27:**
The VPC voltage pins shall be connected directly to the backplane +5V power plane.

**Rule 3.28:**
Boards shall limit the peak current drawn through each VPC power pin to 100 mA during hot swap operations.

**Permission 3.3:**
VPC power pins may be used for additional +5V power during non hot swap operations.

**Rule 3.29:**
If the VPC power pins are used for additional +5V power, the current drawn shall follow the maximum current draw per power pin as specified in the VME64 Standard, Figure 5-7, Current Rating For Power Pins.

**Observation 3.14:**
If VPC power is shorted to +5V power on a board, the board can't be used in hot swap applications.
3.2.7 Reset and ACFail

Rule 3.30:
If +3.3V and/or 48V power is used to power boards plugged into the backplane, the SYSRESET* and ACFAIL* signals operations levels shall include the proper functional levels of +3.3V and 48V.

Observation 3.15:
Rule 3.28 implies that the SYSRESET* and ACFAIL* signal lines can not be released high (normal operation) until the monitored power voltages are in the proper operation levels. When any of the power signals goes outside the proper operation range, the SYSRESET* signal line is asserted. The timing of these two signals remains the same as defined in the VME64 Standard.

3.2.8 Board Power Dissipation

Recommendation 3.4:
It is recommended that board suppliers specify a board's maximum power dissipation and identify "hot spots" and any thermally sensitive components, which require higher cooling airflow than normal.

3.2.9 Backplane Termination Network using +3.3V Supply

Permission 3.4:
Permission is given to use the +3.3V supply voltage for the backplane termination networks.

Rule 3.31:
If the +3.3V supply voltage is used for the backplane termination network, the network shall be in compliance with the network shown in Figure 3-1 Backplane Termination Network using +3.3V Power.

Recommendation 3.5:
For VME64x backplanes that use +3.3V power for the termination network, it is highly recommended that a large warning label be part of the back side of the backplane stating that the termination network is supplied by the +3.3V power rails. +3.3V power is required for proper VME64x system operation.

3.2.10 Monolithic Backplanes

Rule 3.32:
6U VME64x backplanes shall be constructed as a single (monolithic) printed circuit board.

Observation 3.16:
The main reason for Rule 3.30 is to provide solid voltage and ground planes on the backplane to minimize the noise and voltage differentials between VME64x boards and VME64x backplanes.

3.2.11 Geographical Address Implementation

This section ties together the implementation of geographical addressing and CR/CSRs if both are implemented on a VME64x board.

Geographical addressing as defined in section 2.2.3 is to be used by VME64x boards to automatically identify into which VME64x backplane slot it is plugged. Based on that information, software can automatically configure the boards for slot specific functionality. Initialization and configuration of the CR/CSRs is an extension of the capability.

The monarch is generally the first CPU board to gain access to the backplane and system right after power up to configure the system. The monarch may also be the CPU board which controls and manages the main system operation during normal operations.

Do not specify or claim conformance to this draft standard

VME64x, VITA 1.1-199x/D1.7 12 5/5/97
Rule 3.33:
If a board implements both geographical addressing and CR/CSR capability, the BAR value shall be derived from the geographical address pins.

Observation 3.17:
The above rule will automatically place each board’s CR/CSR address in the proper A24 address space. This will allow the system’s monarch to search the CR/CSR address space and quickly determine which VME64x boards are plugged into the backplane and then configure the board.

Recommendation 3.6:
It is recommended that boards implementing Rule 3.31 parity check the geographical address. If bad parity is found, the local address should be set to decimal 30 (Ox1E) (the amnesia address).

Permission 3.5:
Permission is given not to check geographical address parity.

Permission 3.6:
Permission is given not to respond if bad geographical address parity is detected.

Rule 3.34:
Monarchs that search the CR/CSR space for presence of VME64x boards shall also look for boards at amnesia address 30 (Ox1E) and take the appropriate action if one is found at that address.

Suggestion 3.1:
VME64x boards that need to be backward compatible to original VME backplanes, may add some sense circuitry and 5 switches or 5 jumpers or some programmable logic. When the board senses that none of the GA*[4..0] lines are tied to ground (board not plugged into a VME64x backplane), it will use the state of the 5 switches or 5 jumpers or programmable logic values for the geographical address value.

Observation 3.18:
It is up to the system designer to determine how to handle multiple occurrence of geographical parity errors, should it happen.

Observation 3.19:
The BAR bits 7 to 3 defined in the CR/CSR regions, correspond to A[23..19] in the CR/CSR space. See Table 2-31 and section 2.3.12 in the VME64 Standard for more explanation.

3.2.12 J2 Connector Tail Lengths

Recommendation 3.7:
The generic J2 connector pin tail lengths should be 17 mm on all pins except, b3 through b11, b14 through b 21 and b23 through b30. The short pin tail length should be 5.0 mm or less.

Observation 3.20:
Recommendation 3.8 enforces protection of the electrical properties of the bused signals connected to the b row of the P2/J2 connectors. The tail length defined for the power and ground connection and the user defined pins guarantees compatibility to Chapter 9 of this draft standard.
Resistor Networks that Provides the Required Termination using +3.3V Power

Signal Line

220 ohms +/- 5%
0.1 uf
1.8K ohms +/- 5%

R = 196 ohms +/- 5%
V = 2.94 +/- 5%

Thevenin Equivalent for each Network using +3.3V Power

Figure 3-1  Backplane Termination Network using +3.3V Power
Chapter 4

P0/J0 Connector Area and VME64x Backplane End Dimensions

4.1 Introduction

At times manufacturers and users of VME64x boards have a need for additional and sometimes specialized I/O through the backplane. This chapter specifies the requirements and provides observations for implementation of user defined I/O between the P1/J1 and P2/J2 connectors.

This area is commonly called the P0/J0 connector area, even though four connectors are involved: a connector on the front VME64x board (P0), a connector on the front of the backplane (J0), a connector shroud on the rear of the backplane (RJ0) and a connector on the rear plug in board (RP0) or the end of cable which plugs into the rear connector. This may also be written as: P0/J0/RJ0/RP0, where the "R" means rear. (The rear connector shroud goes over the male tail pins and provides the necessary alignment and other mechanical support for normal connector mating.)

See Chapter 9 for the definition of rear I/O transition boards and for mechanical alignment with the backplane. See Figure 9-1 for a pictorial of the connector placements on VME64x boards, VME64x backplanes and rear I/O transition boards.

When the J0 2 mm connector is mounted on VME64x backplanes, the backplane's left and right end mechanical dimensions must be shifted left, to accommodate the connector's added width and position. The last section of this chapter defines VME64x backplane's left and right end dimension.

4.2 Requirements

Permission 4.1:
Additional user defined I/O connector space may be obtained if the mechanical member between J1 and J2 connector pairs on VME backplanes, shown in Figure 7-18 of the VME64 Standard, is removed.

Rule 4.1:
Whenever a structural member is not used between the J1 and J2 connectors on VME64x backplanes, the VME64x backplane shall maintain sufficient rigidity to meet the mechanical requirements specified in IEEE Standard 1101.1.

Observation 4.1:
VME64x boards using I/O connectors between P1 and P2 may conflict with VME/VME64 backplanes that have a mechanical structure member between J1 and J2 connectors.

4.2.1 Connector Selection

Rule 4.2:
For generic user defined I/O between the P1/J1 and P2/J2 connectors, a 19 position, Type B, 2 mm hard metric, IEC 1076-4-101 connector shall be used. The connectors shall be rated Performance Level 2 or better with a minimum of 250 insertion withdrawal cycles.

Rule 4.3:
For generic uses, the Type B, 2 mm hard metric IEC 1076-4-101 receptacle connector shall be used on VME64x boards.

Do not specify or claim conformance to this draft standard
Rule 4.4: For generic uses, the Type B, 2 mm hard metric male IEC 1076-4-101 connector shall be used on the VME64x backplanes. On the front side, rows z and f shall be length 3 (11.2 mm) and rows a through e shall be length 1 (8.2 mm). On the rear side, the pin tail lengths shall be 16 mm when straight through I/O is used, or 4.5 mm when a subbus is used.

Rule 4.5: When straight through I/O is used, a shroud over the rear tail pins shall be used that meets the mechanical offset dimensions defined in IEEE P1101.11.

Rule 4.6: Where the 2 mm hard metric IEC 1076-4-101 connector is used, the z and f row pins on the backplane’s receptacle connector shall be connected to the backplane’s ground plane as defined in Table 4-1, P0/J0 Connector Pin Labeling.

Rule 4.7: The z row shield on the plug connector can only be used if it does not protrude through the board’s interboard separation plane.

Observation 4.2: The variant compatible of the 2 mm hard metric IEC 1076-4-101 connector family provides 95 contacts for user defined I/O. Additionally, two outer rows of contacts are connected to ground on the backplane. When only the e row shield is used on the plug connector, 19 ground contacts are supplied to the board. The use of the e and z row shields provide a total of 38 ground contacts.

4.2.2 Custom Connectors

Permission 4.2: Custom I/O connectors such as coaxial cable or fiber may also be used on VME64x boards and VME64x backplanes which require specialized custom I/O in the P0/J0 connector area.

Observation 4.3: VME64x backplanes with custom I/O connectors will not be compatible with VME64x boards containing a P0 connector per Rule 4.2.

Recommendation 4.1: It is recommended that the keying scheme defined in this draft standard be used for boards and backplane slots that have custom I/O connectors.

Observation 4.4: For applications that are 1101.2 based, the VITA X-199x, IEC 603-2 Connector Key for Board-to-Backplane Slot Keying should be used.

Rule 4.8: Any custom connector installed on the backplane in the J0 connector area shall allow the plug in board’s rear edge to be installed (come to rest) within 12.5mm of the backplane surface.

Observation 4.5: A connector with a height of greater than 12.5mm will protrude over the edge of the VME64x board into the board’s component area when plugged into that slot. This would prevent generic boards, that do not have a mating P0 connector, from being plugged into that slot.

4.2.3 P0/J0 Connector Contact Labeling

Rule 4.9: The row and column labeling of the contacts in the P0/J0/RJ0/RP0 connector shall be as shown in Table 4-1, P0/J0/RJ0/RP0 Connector Contact Labeling.
### Table 4-1  P0/J0/RJ0/RP0 Connector Contact Labeling

<table>
<thead>
<tr>
<th>Pos.</th>
<th>Row f</th>
<th>Row e</th>
<th>Row d</th>
<th>Row c</th>
<th>Rows b</th>
<th>Row a</th>
<th>Row z</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>13</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>14</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>15</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>16</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>18</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>GND</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>UD</td>
<td>GND</td>
</tr>
</tbody>
</table>

**Observation 4.6:**

The J0/RJ0 connectors have seven physical rows of contacts, with the z and f contact rows connected to the backplane’s ground plane. On the VME64x board, there is no z row of contact holes. Depending on the connector design, the P0 and RP0 connector ground contacts in the z and f row of the connector (which is on the connector shroud) will alternately connect to the board’s f row of ground contacts.

**Rule 4.10:**

The P0 and RP0 connector’s z ground shield (on the solder side) can only be installed if it does not protrude into the interboard separation plane defined in IEEE Standard 1101.1.

**Observation 4.7:**

Some of the 2 mm hard metric connector’s z shields protrude into the interboard separation plane, and therefore can not be used. When using the z shield on the P0 and RP0 connectors, ensure that shield’s component height does not violate the interboard separation plane.

**Observation 4.8:**

If only the f row of ground contacts are used in the P0 and RP0 connectors, then 19 ground contacts are effectively provided. If both the f and z ground contacts are used, then 38 ground contacts are effectively provided.

**Observation 4.9:**

Connector layout and position numbering method is the same as the P1/J1 and P2/J2 connectors. Position 1 is near P1/J1’s position 32 and position 19 is near P2/J2’s position 1.

---

*Do not specify or claim conformance to this draft standard*

VME64x. VITA 1.1-199x/D1.7 17 5/5/97
4.2.4 P0/J0 Connector Mounting

Rule 4.11:
Mounting of the 19 position, 5+1 row, Type B, 2 mm hard metric IEC 1076-4-101 plug connector on VME64x boards shall be as shown in Figure 4-1, when implemented.

Rule 4.12:
Mounting of the 19 position, 5+2 row, Type B, 2 mm hard metric IEC 1076-4-101 receptacle connector on VME64x backplanes shall be as shown in Figure 4-2, when implemented.

4.2.5 Pin Current Ratings

Rule 4.13:
The maximum current load per contact shall be in compliance to the IEC 1076-4-101.

Observation 4.10:
When this draft standard was approved, the maximum current load per contact was defined to be 2.0 amp at 70°C when an alternate chess pattern of contacts are used for power. When adjacent contacts are grouped together for power, the maximum current per contact is 1.0 amp at 70°C. The current rating of the shield contacts in rows z & f is 1.5 amp at the same temperature. For power ratings at other temperatures, see IEC 1076-4-101.

Rule 4.14:
The shield contacts are connected to logic ground on the backplane and boards. It is not connected to frame ground. Although the shield contacts will provide a ground return path the current carrying capacity of the pins shall not be used in calculating the overall ground current carrying capacity.

---

Figure 4-1  P0 Connector Layout Position on VME64x Boards
(component side - top view)
4.2.6 Backplane P0/J0 Keying

In some applications a slot board to backplane keying is required. In particular, IEEE 1101.2 type applications does not use the front panel, but does require slot keying.

Recommendation 4.2:

For applications that need a slot board to backplane keying capability, it is recommended that the keys defined in VITA X-199x, IEC 603-2 Connector Keys for Board-to-Backplane Slot Keying, be used.

4.2.7 VME64x Backplane End Dimensions

Mounting of the J0 2 mm connector on VME64x backplanes causes the backplane to be shifted to the left on both the left and right ends, over VME/VME64 backplanes. Only the two end dimensions are affected. All the other backplane dimensions remain the same as defined in the VME64 Standard.

When two VME64x backplanes of less than 21 slots are mounted next to one another in the same subrack, the gap between the two backplanes is designed to be 1 mm. In the VME64 Standard, this dimension is defined as 1.44 mm. Depending on the specific application needs, backplanes can be made wider. The incremental width should be consistent such that when backplanes are mounted next to one another or mounted next to other hardware, such as disk drive or power supplies, the gap always remains the same, regardless of the backplane width and number of slots used.

Rule 4.15:

The left and right end dimensions of minimum width VME64x backplanes shall be as shown in Figure 4-3.
Rule 4.16:  
Should VME64x backplanes need to be made wider, the incremental end dimensions for both left and right ends shall be in 5.08 mm (1 HP) increments.

Permission 4.2:  
For subrack air flow management purposes, the right end of 21 slot sized VME64x backplanes can extend over the last interboard separation plane by 1.54 +0.00 -0.15 mm.

Rule 4.17:  
Half shears shall not exceed 1.00 mm in height when used in VME64x applications.

Observation 4.11:  
Note that half shears are commonly used on side (end) plates of subracks to prevent rotation and ensure accurate alignment of subrack horizontal members.

Observation 4.12:  
Some side (end) plates that utilize half shears for positioning of horizontal members, may not place half shears in the area of the backplane ends, as shown in Figure 4-3.

Observation 4.13:  
All the other backplane dimensions and tolerances remain the same as defined in the VME64 Standard.

Figure 4-3 Backplane Left and Right End Dimensions  
(front view)

Observation 4.14:  
If the backplanes are mounted the other way, the backplanes may mechanically overlap when being mounted to place consecutive connectors on 20.32 mm centers.
Chapter 5

EMC Front Panels and Subracks

5.1 Introduction
This chapter specifies the optional usage of EMC front panels on VME64x boards. In some applications, there is a need to restrict the amount of EMI and RFI being radiated from the front of VME64x subracks, without the aid of a special cover. The EMC front panels and subracks specified in IEEE Standard 1101.10, will provide this capability.

In some applications there is a need for attachment of identification and/or bar code labels on the front panel. This chapter defines three recommended areas that VME64x board suppliers may want to leave open for attachment of special labels.

Note that for VME64x boards and subracks being built according to IEEE 1101.2, IEEE Standard for Mechanical Core Specifications for Conduction-Cooled Eurocards, the EMC design defined in this chapter is not applicable.

5.2 Requirements

5.2.1 EMC Front Panels and Subracks
Rule 5.1:
VME64x boards that require the use of an EMC front panel shall use the EMC front panel as specified in IEEE Standard 1101.10.

Rule 5.2:
Should filler panels be used in conjunction with VME64x boards that have EMC front panels, the filler panels shall provide EMC protection. Filler panels shall comply with the filler panels as specified in IEEE Standard 1101.10.

Rule 5.3:
VME64x subracks that are to be used in conjunction with VME64x EMC front panels shall meet the subrack specification given in IEEE Standard 1101.10.

Rule 5.4:
The EMC front panels shall not be electrically connected to the board’s logic ground plane nor the ESD strips (if implemented).

Rule 5.5:
Whenever EMC front panels are implemented, the associated alignment pin on the front panel and alignment hole in the subrack defined in IEEE 1101.10 shall also be used to keep boards properly positioned in the subrack.

5.2.2 Solder Side Covers
Recommendation 5.1:
It is recommended that a cover as defined in IEEE Standard 1101.10 be used on the solder side of VME64x board’s PCB to prevent scraping of components and the stubs of through hole components by the adjacent left slot’s EMC contacts. (This recommendation does not apply to IEEE 1101.2 based boards.)

5.2.3 Front Panel Label Areas
Recommendation 5.2:
It is recommended that an area of 15 mm high by 20 mm wide be left open at the bottom of VME64x board’s front panels for attachment of identification and/or bar code labels. See Figure 5-1, Front Panel Label Areas.
Recommendation 5.3:
Or, it is recommended that an area of 70 mm high by 10 mm wide be left open on the bottom left side of VME64x board’s front panels for attachment of identification and/or bar code labels. See Figure 5-1, Front Panel Label Areas.

Recommendation 5.4:
Or, it is recommended that injector/extractor handles be used with a flat surface on the inside of the handle with a dimension of 15 mm wide by 20 mm long for attachment of labels. See Figure 5-2, Injector/Extractor Handle Label Area.

Observation 5.2:
Labels attached on the inside of the injector/extractor handles should have a wear resistance coating since this surface is used to apply pressure while removing VME64x boards from a backplane.

Figure 5-1 Front Panel Label Areas

Figure 5-2 Injector/Extractor Handle Label Area
(top view of lower handle)
Chapter 6

Injector/Extractor Handles

6.1 Introduction
In some applications, there may be a need for mechanical assistance during the insertion and/or removal (extraction) of VME64x boards into and out of VME64x subracks. An optional Injector/Extractor Handle and associated subrack defined in IEEE Standard 1101.10 is ideal for this purpose.

The use of screws to secure VME64x boards to VME64x subrack is not allowed in some applications. The screw heads can get damaged, plus the usage of a tool is required to remove and replace VME64x boards from a subrack. A self locking feature in the handle replaces the need for front panel screws and will prevent VME64x boards from falling out under harsh conditions, such as earthquakes, transportation and other high vibration applications.

Note that for VME64x boards and subracks being built according to IEEE 1101.2, the injector/extractor handle design defined in this chapter is not applicable.

6.2 Requirements

6.2.1 Handles

Rule 6.1:
Should an Injector/Extractor Handle be used on VME64x boards, it shall be in compliance with the handle defined in IEEE Standard 1101.10.

Recommendation 6.1:
It is recommended that the Injector/Extractor Handle have a self locking feature, which would eliminate the optional use of front panel screws.

Observation 6.1:
The Injector/Extractor Handle is backwards compatible to original VME handles, which allows boards using this handle to be plugged into original VME subracks.

Observation 6.2:
For IEEE 1101.2 based applications, the handles defined in this chapter are not applicable. The handles defined in IEEE 1101.2 are used.

6.2.2 Subracks

A special injector/extractor handle engagement comb is required on the front of VME64x subracks that will support the use of the referenced Injector/Extractor Handle.

Rule 6.2:
Should a VME64x subrack be used that supports the use of the Injector/Extractor Handle, it shall be in compliance with the one defined in IEEE Standard 1101.10.

Observation 6.2:
VME and VME64 boards are forward compatible and can be plugged in to the VME64x subracks.
Chapter 7

Keying and Alignment Pin

7.1 Introduction

In many applications with I/O through the backplane's user defined pins, specific boards are assigned to specific slots. Plugging the wrong board into a pre-defined slot may cause the system to operate improperly. Also, in some applications which assign some of the I/O pins to special power voltages, plugging a board into the wrong slot could have disastrous results. This may include the destruction of the board being plugged in as well as other boards in the same subrack. This becomes even more critical in hot swap applications. Therefore there is the need for keying, where only keyed boards can be plugged into keyed subrack slots.

An optional keying mechanism for VME64x subracks and boards is defined in IEEE Standard 1101.10. This keying mechanism provides for three keying holes on the top and three keying holes on the bottom of each board and each subrack slot. Each keying hole can be keyed with a "No Key" or a keying peg in one of four positions. This effectively provides 5 key combinations per keying hole. With three keying holes on the top and three on the bottom, this keying scheme provides a total of $5 \times 5 \times 5 \times 5 \times 5 = 15,625$ keying combinations.

A "No Key" hole in the subrack allows for a "family" of boards to be plugged into a specific slot. Boards with no keys installed can be plugged into any slot, as well as subrack slots with no keys installed will allow for any board to be plugged into the subrack's slot.

The actual number of "hard" combinations, where all holes are keyed in both the board and subrack slots is $4 \times 4 \times 4 \times 4 \times 4 = 4,096$ combinations. In applications where both the top and bottom have identical keys, then $4 \times 4 = 64$ keying combinations are possible.

An alignment pin and associated alignment hole is to be used as part of the keying mechanism for better alignment during hot swap, for an ESD path from the front panel and for a solid keying blockage should the wrong board be inserted into a keyed slot.

Note that for VME64x boards and subracks being built according to IEEE 1101.2, IEEE Standard for Mechanical Core Specifications for Conduction-Cooled Eurocards, the keying and alignment design defined in this chapter is not applicable.

7.2 Requirements

Observation 7.1:

The features defined in this chapter are not applicable to IEEE 1101.2 based applications.

7.2.1 Subrack Keying

Rule 7.1:

Should keying be provided in VME64x subracks, the keying mechanism defined in IEEE Standard 1101.10 for subracks shall be used.

Observation 7.2:

Subrack keying hole positions and associated keying codes for each keying hole are defined in IEEE Standard 1101.10. For information purposes, Figure 7-1 illustrates this subrack keying scheme.
7.2.2 Board Keying

Rule 7.2: Should keying be provided on VME64x boards, the keying mechanism defined in IEEE Standard 1101.10 for boards shall be used.

Observation 7.3: Board keying hole positions and associated keying codes for each keying hole are defined in IEEE Standard 1101.10. For information purposes, Figure 7-1 illustrates this board keying scheme.

Observation 7.4: Note that the board keying hole sequence and associated keying position codes is reversed to the subrack when viewing the front of the keying holes.

Observation 7.5: The alignment pin may not interoperate with some original subracks that were not designed in compliance with IEEE 1101.1.

7.2.3 Keying Number Identification

Recommendation 7.1: For consistency within each application and between applications, it is recommended that each subrack's slot key and each board's key use a 6 digit alpha-numeric code, with a slash "/" between the first three digits and last three digits. This sequence follows the letter position of the keying holes, ABC/DEF. The key codes for each position is to be numbered "1" through "4" as illustrated in Figure 7-1. When "No Key" is used, the letter "N" should be used to indicate that "No Key" is used in the keying hole.

Observation 7.6: Boards with a key code of 233/423 can only be plugged into a slot with the same key code of 233/423 when keys are used in all the subrack key hole positions. Boards with a keying code of 24N/11N can be plugged into any subrack slot with key codes of 24x/11x, where x is equal to N, 1, 2, 3 or 4.

7.2.4 User Defined and User Installed

The above keying scheme provides user defined and user installed keying combinations.

Recommendation 7.2: It is recommended that manufacturers (suppliers) of subracks and boards with keying capability produce (ship) subracks and boards without the keys installed.

Recommendation 7.3: It is recommended that each application (user) define the keying combinations as required by the application's specific needs and then install the keys accordingly.

Recommendation 7.4: It is recommended that end users purchase the keys required for their specific application.

7.2.5 Multifunction Alignment Pin

Rule 7.3: The multifunction alignment pin defined in IEEE Standard 1101.10 on the rear side of the front panel and the alignment hole next to the subrack keying block shall be used whenever the front panel and/or subrack keying mechanism is implemented.

Observation 7.7: The multifunction alignment pin and associated hole in the subrack keying block provides the following benefits:
1) Alignment of boards to the backplane connector for a more uniform connector
mating during hot swap,
2) A discharge path for any accumulated ESD energy on the front panel and the human operator,
3) A much tighter and more positive contact of the keying pins should a board be mis-keyed with the subrack's slot during insertion.
4) Proper EMC gasket and front panel alignment when boards are plugged into the subrack.

![Diagram showing keying hole positions and associated keying codes](image)

**Figure 7-1** Keying Hole Positions and Associated Keying Codes

**Notes:**
1) 0, 00, 000 and 0000 are the keying code number position of 1, 2, 3 and 4 respectively
2) □ is a hole in the card guide
3) ○ is the alignment pin
Chapter 8

ESD Protection

8.1 Introduction

In some VME64x applications, boards being plugged into a VME64x subrack are required to have static electricity bled off prior to contact with the backplane. This is known as electrostatic discharge (ESD) protection. A scheme for implementation of this capability is defined in the IEEE Standard 1101.10.

Note that for VME64x boards and subracks being built according to IEEE 1101.2, IEEE Standard for Mechanical Core Specifications for Conduction-Cooled Eurocards, the ESD Protection design defined in this chapter is not applicable.

8.2 Requirements

Observation 8.1:

The features defined in this chapter are not applicable to IEEE 1101.2 based applications.

8.2.1 ESD Strips on VME64 Boards

Rule 8.1:

VME64x boards that are designed to provide electrostatic discharge (ESD) capability shall use one or two ESD strips in one or both of the following locations: bottom edge or the top edge on the component side of the PCB. Position and size of the ESD strip(s) shall be in compliance with the ESD Strips defined in IEEE Standard 1101.10.

Rule 8.2:

Two 1 Meg Ohm resistors, +/- 20%, in series, shall be connected between each of the ESD strip(s) implemented and the board’s ground plane for discharge of electrostatic energy.

8.2.2 ESD Clips in Card Guides and Subracks

Rule 8.3:

All VME64x systems that provide ESD protection shall use subracks and card guides with clips on both the top and bottom per the requirements specified in IEEE Standard 1101.10.

Observation 8.2:

The board’s ESD strip is in contact with the subrack’s ESD clip during most of the boards insertion into a subrack. The ESD strip is disconnected from the ESD clip when the board is fully inserted into the backplane. This feature reduces ground loop problems.

Observation 8.3:

Any ESD build up on the front panel will be discharged into the system chassis through the ESD contacts between the front panel and the chassis.

8.2.3 Solder Side Covers with ESD Protection

Recommendation 8.1:

It is recommended that solder side covers with ESD protection be used on VME64x boards as defined in IEEE Standard 1101.10.

Observation 8.4:

This will provide added ESD protection of VME64x boards during operator handling.
Observation 8.5:
This solder side cover is the same cover as recommended in section 5.2.2.

8.2.4 Front Panel Design for ESD Protection

Recommendation 8.2:
It is recommended that all components mounted on the front panel, like switches, I/O connectors, LEDs, etc. with metal supports or connector metal shields be connected to the front panel for ESD protection.

Observation 8.6:
This will provide added ESD protection of VME64x boards during operator handling.

8.2.5 Front Panel Safety Ground Protection

In some applications there is a need to provide a safety ground protection. Should an I/O device like a display monitor, a printer, test equipment, etc. fail and short its chassis and I/O cable ground to the main power voltage, both the electronic equipment and human operators are likely to fail. A safety ground return of high currents will prevent this from happening.

Recommendation 8.3:
For applications that need a front panel safety ground return, it is recommended that the following capability be provided:

a) support a continuous 25 A current at no more that 100 mohm for a least 2 minutes.
b) support a short term 200 A current for 10 ms at 1 s intervals, 10 pulses, at no more than 100 mohm.

Observation 8.7:
The resistance measurement is between the front panel and earth ground.

Suggestion 8.1:
The 100 mohm resistance may be divided into three parts as follows:

a) 40 mohm between ft panel and card guide connector
b) 40 mohm between card guide connector and subrack ground frame
c) 20 mohm between subrack ground frame and earth ground
9.1 Introduction

VME, VME64 and VME64x boards may route I/O through the backplane via the P2/J2/RJ2/RP2 connectors and the P0/J0/RJ0/RP0 connectors. In the P2/J2/RJ2/RP2 connector family, rows a & c provides 64 I/O pins. Rows z & d of the same connector family provide 46 I/O pins for a total of 110 user defined I/O pins. Additionally, 35 pins are available for ground returns in the z & d rows, as defined in Chapter 3.

When the 2 mm hard metric P0/J0/RJ0/RP0 connector family (as defined in Chapter 4) is used, 95 user defined I/O pins are available. Additionally, 19 or 38 pins are available for ground returns.

In some applications that utilize these user defined I/O pins for I/O through the backplane, there is a need for a commonly defined rear I/O transition board scheme. These boards provide the connectors required for specific kinds of I/O functions such as serial ports, parallel ports, video terminals, disk drive ports, T1/E1 communication lines, etc.

IEEE Draft Standard P1101.11, defines the generic mechanics for rear I/O transition boards. This chapter selects the recommended board and slot depth size to be used for VME64x applications.

9.2 Requirements

9.2.1 Mechanical Dimensions

Recommendation 9.1:
Should rear I/O transition boards be implemented, it is recommended that the mechanics of such an implementation be in accordance to IEEE Draft Standard P1101.11.

Recommendation 9.2:
For I/O through 3U and 6U backplanes, it is further recommended that 80 mm deep rear I/O transition boards be used.

Recommendation 9.3:
It is recommended that 3U and 6U subracks supporting rear I/O transition boards be designed to accommodate the 80 mm depth version.

9.2.2 Mechanical Components

Recommendation 9.4:
It is recommended that the same front panel, the same handles, the same keying, the same alignment pin, the same EMC and the same ESD mechanics be used as on the front VME64x boards, as defined in chapters 5, 6, 7 and 8.

Recommendation 9.5:
It is recommended that the same subrack rails, card guides, EMC support, ESD support, keying, alignment pin hole, and injector/extractor comb be used as on the subrack front side, except for the card guide's depth, as defined in chapters 5, 6, 7 and 8.

Observation 9.1:
Rear I/O transition boards are “in-line” with the front VME64x boards. This means that the front panel of rear I/O transition boards are reversed (mirrored) from the front panel of front boards.
Chapters 1 through 11

VME64x boards. This includes the card guides, the keying scheme and the handles. The top handles are on the bottom and the bottom handles are on the top.

Rule 9.1:
If a transition module has an RP0 then it shall have an RP2 connector.

Observation 9.2:
The rear RJ0 shroud does not have any vertical guiding for the RP0 connector. The RP2 connector is necessary since there is a potential for misalignment and the bending of pins in RP0.

Permission 9.1:
An RP2 housing without pins may be mounted on the transition module if no contacts are used in that connector."

9.2.3 Board Layout Orientation

Observation 9.3:
For a visual aid, a typical orientation for VME boards is to position the front panel on the left side and the connectors that plug into the backplane on the right side. See Figure 9-1 of this draft standard and Figures 7-2, 7-3, 7-10 and 7-11 in the VME64 Standard.

Recommendation 9.6:
For a visual aid, a typical orientation for rear I/O transition board is to position the front panel on the right side and the connectors that plug into the backplane on the left side. See Figure 9-1 of this draft standard.

Observation 9.4:
By following Recommendation 9.6, layout and I/O signal routing errors should be minimized.

9.2.4 Slot Keying Codes

Observation 9.5:
The same card guides and front panels are used for rear I/O transition boards. Unfortunately all the slot keying holes in both the card guides and front panels will be upside down. The top and bottom holes are swapped as well as the letter labels will be upside down.

Recommendation 9.7:
It is recommended that same keying code identification and labeling be used as on the front boards and front card guide.
9.2.5 Connector Pin Labeling

**Rule 9.2:**
Whenever rear I/O transition boards are implemented, any connector that plugs into the rear of the backplane shall use the same pin numbering scheme, mirror image, as used on the front boards.

**Observation 9.6:**
Rule 9.1 eliminates confusion and I/O signal pin mapping problems by requiring a 1 for 1 pin mapping. Example, P2, a3 is connected to RP2, a3 and P0, d1 is connected to RP0, d1. See Figure 9-1 above for illustration.

**Observation 9.7:**
If the same CAD component database is used for connectors on front plug-in boards and rear plug-in boards the pin labels will be incorrect on rear plug-in board connectors. The pin sequence needs to be re-sequenced.

9.2.6 Increase in Backplane Height
When rear I/O transition boards are used, the attachment of power connectors and associated power cabling may need be done outside the normal connector area. It may be necessary to extend the height of VME64x backplanes on either or both the top or bottom edges.

*Do not specify or claim conformance to this draft standard*
Chapters 1 through 11

**Recommendation 9.8:**
It is recommended that the incremental height extensions of VME64x backplanes be in one half of a 3U increment or 22.22 mm.

**9.2.7 Power to Rear I/O Transition Board**

In some applications, the rear transition board will have active components. Power can be applied either through the I/O pins from the front board, or from the normal power and ground pins defined as part of the P1/J1 and P2/J2 connectors.

**Rule 9.3:**
When power is routed through the I/O pins from the front board to the rear I/O transition board, the maximum current through each pin shall be the same as allowed per pin for the normal connector operation.

**Rule 9.4:**
Backplanes that provide long tail connectors on the rear of the backplane shall design the backplane to accommodate full power being drawn from both the front and rear connectors at the same time.
# Chapter 10

## Additions to CR/CSR Definition

### 10.1 Introduction

A Configuration ROM / Control and Status Register (CR/CSR) Space is specified in section 2.3.12 of the VME64 Standard (ANSI/VITA 1-1994). Standard resources within a VME module to support manufacturer and module identification, initialization, test and configuration are defined by twenty-four bytes in CR and three byte-wide registers in CSR. The use of the remaining 524,148 locations within the 512 KB CR/CSR space was not specified, nor was a method of allocating the space.

In this chapter, the utility of CR/CSR is enhanced in two ways. First, the definition of additional CR parameters and CSR functions makes more standardized information available to the system software, enabling automatic discovery of module and system components and automatic utilization of hardware capabilities. Second, the concept of Configuration RAM (CRAM) is introduced. Configuration RAM can be utilized by Value Added Resellers, System Integrators and End Users to store system configuration and initialization information. Storing such information within the module allows better fault isolation, which simplifies development of high-availability systems.

Following is a review of the characteristics of the VME64 CR/CSR Space as defined by the VME64 Standard.

1) Each module’s CR/CSR Space is 512 KB in size (0x00000 to 0x7FFFF) and is part of an array of CR/CSR Spaces located in the region of VME64 memory decoded by the 0x2F AM code. A specific module’s position in the CR/CSR Space array is determined by its CR/CSR Base Address Register (CR/CSR BAR). As originally written the method of loading the CR/CSR BAR was not specified, but it was implied that the Autoslot-ID mechanism would provide the CR/CSR BAR value. Chapter 3 of this document specifies that the CR/CSR BAR should be loaded based on the newly added geographical address capability.

2) The addresses within CR/CSR are specified as offset addresses. They are relative to the Base Address of the CR/CSR space. An absolute address in CR/CSR space is created by adding the offset address to the Base Address of CR/CSR space. Pointers specified in CR locations also contain offset addresses.

3) Each module’s Defined Configuration ROM (CR) Area is located at the “bottom” (offset zero) of its CR/CSR Space. Addresses increase to the “top.”

4) The CR area is “read-only” to the VMEbus regardless of the internal implementation. Information contained in the CR area should not be changed once a module is “on line” (i.e., ready to respond to bus data transfer cycles).

5) CR data can be one, two or four bytes in width. The spacing and access method to be used by VME64 masters when reading a specific module’s User CR locations is determined by the module’s CR Data Access Width parameter (see the VME64 Standard). The Defined CR Area (from 0x00 to 0x7F) is compatible with the D08(O) access method and utilizes only every fourth byte.

6) The Control & Status Register (CSR) area is located at the “top” of the CR/CSR Space.

7) The CSR locations may be modified after a module goes “on-line.” Once a module is “on-line,” its registers may be initialized or modified by itself or any VME64 master in the system.

8) CSR data can be one, two or four bytes in width. The spacing and access method to be used by VME64 masters when reading or writing a specific module’s User CSR locations is determined by the module’s CSR Data Access Width parameter (see the VME64 Standard). The CSR area offers read and write capability when accessed by VME64 masters.
9) The size of the implemented User CR and/or User CSR areas available on a VME64 module can vary by module (or even module revision) and may be zero.

10) Offset addresses and pointers are stored in big-endian order. That is, the most-significant byte of the object is stored at the lowest address and the least-significant byte is stored at the highest address.

A summary of the additional concepts and capabilities introduced in these extensions to CR/CSR follows.

1) Standard support for optional module-specific CR and CSR locations. This allows vendors the freedom to locate module-specific CRs and CSRs in suitable places (e.g., to ease address decoding) and set their sizes appropriately.

2) Standard support for an optional Configuration RAM (CRAM) area within CR/CSR space, including a mechanism to provide cooperating masters exclusive access to it.

3) Pointers in the Defined CR Area containing the beginning and ending addresses of a module serial number.

4) Characteristic parameters in the Defined CR Area allow identification of master capability, unaligned transfer capability, Read-Modify-Write (RMW) capability, Retry capability, presence of a P2 connector, presence of ETL transceivers, and Address-Only (ADO) cycle support.

5) Standardized support for programmable “Address Space Relocation”. The purpose is to enable “plug-and-play” on VME by replacing DIP switches or jumpers with simple programmable address decoding. Parameters in the Defined CR area describe a module’s address decoding capabilities. Registers in the Defined CSR area allow software to set base addresses for each of the possible address spaces within the module. A “Module Enable” bit is defined within the Bit Set / Bit Clear CSRs to allow use of the relocated address spaces once they have been initialized by software.

---

**Figure 10-1: Structure of CR/CSR Space**

**Observation 10.1:**

Although Figure 10-1 shows the User CR area below User Configuration RAM and the User CSR area above User Configuration RAM, the areas may be implemented in any sequence as long as they do not overlap.
10.2 Requirements

10.2.1 The Defined CR Area

The Defined CR Area is composed of the locations at offset addresses 0x00 through 0x7F defined by the VME64 standard plus the additional Defined CR locations and reserved locations specified by this document, which end at offset address 0xFFF. Table 10-12 specifies the contents of these locations.

Rule 10.1:

The VME64x Defined CR Area shall be from offset addresses 0x00 to 0xFFF (4KB). These locations shall only be used as specified in the VME64 Standard and as later specified in this document.

Rule 10.2:

All reserved or unimplemented locations in the Defined CR Area shall read as 0x00.

10.2.1.1 CR/CSR Space Specification ID

In the VME64 Standard, the value contained at CR offset 0x1B specifies the revision of the CR/CSR definition. The definition as specified in VME64 is indicated by a value of 0x01. This specification is the second released version, VME64x-1997, and is indicated by a value of 0x02.

Rule 10.3:

In the VME64x Defined CR area, address offset 0x1B shall contain a value of 0x02 when any of the additional CR/CSR features defined in this extension to the VME64 Standard are implemented on a VME64x module.

10.2.1.2 Module Characteristics Parameters

The Defined CR Area includes a Slave Characteristics Parameter and a Master Characteristics Parameter, whose formats are detailed in Tables 10-1 and 10-2. These allow modules to “advertise” their support for certain VMEbus features such as unaligned transfers and Read-Modify-Write (RMW). These are general capabilities. More specific capabilities are encoded in the AM and XAM Capabilities parameters outlined 10.2.1.4.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>0</td>
<td>Slave does not support UnAligned Transfers (UAT)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Slave supports UnAligned Transfers (UAT)</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>Slave does not support Read-Modify-Write (RMW)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Slave supports Read-Modify-Write (RMW)</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>Not to be used</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Slave supports Address-Only (ADO) cycles</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>Slave does not support Address-Only with Handshake (ADOH) cycles</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Slave supports Address-Only with Handshake (ADOH) cycles</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>Slave does not support Retry</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Slave supports Retry</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>Slave does not implement P2 connector</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Slave implements P2 connector</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Slave uses TTL transceivers</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Slave uses ETL transceivers</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>Reserved; always program this value</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Not to be used</td>
</tr>
</tbody>
</table>
Table 10-2: Master Characteristics Parameter

<table>
<thead>
<tr>
<th>Bit</th>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>0</td>
<td>Master does not support UnAligned Transfers (UAT)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Master supports UnAligned Transfers (UAT)</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>Master does not support Read-Modify-Write (RMW)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Master supports Read-Modify-Write (RMW)</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>Master does not support Address-Only (ADO) cycles</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Master supports Address-Only (ADO) cycles</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>Master does not support Address-Only with Handshake (ADOH) cycles</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Master supports Address-Only with Handshake (ADOH) cycles</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>Master does not support Retry</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Master supports Retry</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>Master does not implement P2 connector</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Master implements P2 connector</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Master uses TTL transceivers</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Master uses ETL transceivers</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>Reserved; always program this value</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Not to be used</td>
</tr>
</tbody>
</table>

Rule 10.4:
The Module Characteristics Parameters shall reside in the locations specified in Table 10-12 and follow the formats specified in Tables 10-1 and 10-2.

Permission 10.1:
Immediately following each Characteristics Parameter in the Defined CR Area is a User-defined Characteristics Byte. Vendors may use these bytes for additional module characteristics information.

10.2.1.3 Interrupt Capabilities
Two “Interrupt Capabilities” parameters are specified in the Defined CR Area. The Interrupt Handler Capabilities denotes which interrupt levels a handler can handle, while the Interrupter Capabilities denotes which levels an interrupter can assert. Both are bit-masks, so a bit programmed to “1” denotes support for the interrupt level corresponding to the bit’s position. For example, a value of 2 denotes support for interrupt level 1 only, while a value of 0xC denotes support for levels 2 and 3. Bits 7-1 are used for interrupt levels 7-1, and bit 0 is reserved.

Rule 10.5:
The Interrupt Capabilities Parameters shall reside in the locations specified in Table 10-12 and follow the bit-mask format given above.

10.2.1.4 Address Space Relocation
Geographically Addressed CR/CSR capability allows a module to be addressed upon system initialization and configuration without manually setting address switches. It avoids address conflicts and allows for modules to be moved around within a system and still be located and addressed without conflict. The addition of registers within the Defined CSR Area to provide software programmable Base Addresses for the functions within a module removes the requirement of providing hardware switch settings for Base Address assignment. System address maps can then be dynamically configured at system initialization by software programming. This is termed “Address Space Relocation”. To avoid conflicts upon power up and during initialization, a module enable bit is provided in the Bit Set / Bit Clear register in the Defined CSR Area. Once the Function Base Address Registers have been programmed, the module may be enabled without conflict.

Do not specify or claim conformance to this draft standard
Support for Address Space Relocation is built on the assumption that a module may provide up to eight distinct “functions” which may be accessed using individual address decoders. Many modules provide only one function, but a specification must be flexible enough to accommodate the most complex cases (preferably without penalty for the simple cases). This specification allows a module designer to encode in CR, for up to eight functions, the data transfer sizes and AM and/or XAM codes it supports, and the bits its address decoder can compare (which implies the required allocation size). It must provide corresponding CSRs to allow programming of each function’s base address. The specification also allows for a function’s allocation size to be dynamic and provide multiple “access windows”, without penalty for implementations not requiring these advanced features. Each function requires a set of CRs (DAWPR, AMCAP, XAMCAP, and ADEM) defined below, and one CSR (ADER) defined in 10.2.2.2.

10.2.1.4.1 Data Access Width Parameters (DAWPRs)

In the Defined CR Area, one Data Access Width Parameter (DAWPR) is assigned to each possible function. These parameters occupy one byte and specify the maximum data transfer bus width the function offers, as shown in Table 10-3.

### Table 10-3: Data Access Width Parameter (DAWPR) Definition

<table>
<thead>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>Feature not implemented</td>
</tr>
<tr>
<td>0x01 ... 0x80</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x81</td>
<td>Accepts D08(O) cycles only</td>
</tr>
<tr>
<td>0x82</td>
<td>Accepts D08(EO) cycles only</td>
</tr>
<tr>
<td>0x83</td>
<td>Accepts D16 or D08(EO) cycles</td>
</tr>
<tr>
<td>0x84</td>
<td>Accepts D32, D16 or D08(EO) cycles</td>
</tr>
<tr>
<td>0x85</td>
<td>Accepts MD32, D16 or D08(EO) cycles</td>
</tr>
<tr>
<td>0x86 ... 0xFE</td>
<td>Reserved for future use</td>
</tr>
<tr>
<td>0xFF</td>
<td>Not to be used</td>
</tr>
</tbody>
</table>

**Rule 10.6:**

All implemented Data Access Width Parameters (DAWPRs) shall reside in the locations specified in Table 10-12 and adhere to the definition in Table 10-3.

**Observation 10.2:**

The indications of support for UAT, RMW, ADOH and Retry are provided in the Slave Characteristics Parameter (Table 10-1). The fact that these are indicated in a single parameter rather than in each DAWPR implies that all functions should provide the same support for these features. This should not be a limitation, because these features are part of the data transfer logic rather than the address decoding.

10.2.1.4.2 AM Capabilities Parameters (AMCAPs)

There are 64 possible AM codes with values from 0 to 0x3F. The eight AM Capabilities Parameters (AMCAPs) in the Defined CR Area are 8 bytes wide, providing a 64-position bit-mask. Each bit, when set, indicates that the function can respond to the AM code associated with the position of the bit. For example, the AMCAP (0x00,00,00,01,00,00,08,00) indicates support for AM codes 32 (0x20) and 11 (0xB), because bits 32 and 11 are set. A master reading this parameter can determine all of the address spaces recognized by the function, as well as the block transfer and multiplexed block transfer capabilities of those functions.

**Rule 10.7:**

All implemented AMCAPs shall reside in the locations specified in Table 10-12 and follow the format given in the paragraph above.

_Do not specify or claim conformance to this draft standard_

VME64x, VITA 1.1-199x/D1.7 37 5/5/97
Rule 10.8:

The AM code for CR/CSR Space (0x2F) shall not be set in any AMCAPs, because the corresponding address space relocation is realized by other mechanisms previously defined.

10.2.1.4.3 XAM Capabilities Parameters (XAMCAPs)

Extended Address Modifier Codes are described in Chapter 12 of this document. There are 256 possible extended AM codes with values from 0 to 0xFF. The eight XAM Capabilities Parameters (XAMCAPs) in the Defined CR Area are 32 bytes wide, providing a 256-position bit-mask. As with the AMCAPs, each set bit indicates that the function can respond to the Extended AM code associated with the position of the bit. For example, the XAMCAP (0x00,...,04) indicates support for XAM code 2, because bit 2 is set.

Rule 10.9:

All implemented XAMCAPs shall reside in the locations specified in Table 10-12 and follow the format given in the paragraph above.

Rule 10.10:

Functions implementing the “6U” versions of XAM codes shall indicate this by setting the bit for AM code 0x20 in the AMCAP, and the supported XAM code(s) in the XAMCAP. Functions implementing the “3U” versions shall indicate this by setting the bit for AM code 0x21 in the AMCAP, and the supported XAM code(s) in the corresponding XAMCAP. A single function (or window to a function) shall not implement both.

Observation 10.3:

Each set of DAWPR, AMCAP and XAMCAP fully specifies a function’s basic data transfer, BLT and MBLT capabilities.

10.2.1.4.4 Address Decoder Masks (ADEMs)

Address Decoder Masks (ADEMs) are 32 bits wide, as are the Address Decoder compare registers (ADERs) associated with them in the Defined CSR Area (see 10.2.2.2). Provision is also made for 64-bit decoding; see the table below. The lower eight bits of an ADEM are reserved for special purposes, implying that no less than 256 bytes can be allocated to a function. The remaining bits are the Mask value, indicating which bits in the address the function is capable of comparing for decoding purposes. The contents will be a contiguous field of 1’s (binary) starting at the Most Significant Bit and continuing to the Least Significant Bit in the decoder. The remaining 0’s continuing to bit 8 then indicate the internal addresses the function will use. This is a “lazy” address decoding scheme, because all functions must be allocated a size which is a power of two, even if they actually use less. This makes hardware implementation simpler, and the use of extra addresses is deemed acceptable given the large addressing ranges of modern systems. Table 10-4 shows the definitions of all bits in a given ADEM.
### Table 10-4: Address Decoder Mask (ADEM) Definition

<table>
<thead>
<tr>
<th>Bit(s)</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:4</td>
<td>RESERVED</td>
<td>Reserved for future use; should read as zero</td>
</tr>
<tr>
<td>3</td>
<td>FAF</td>
<td>Fixed-Address Function; a 1 here means the function’s ADER is not programmable. See 10.2.2.2.</td>
</tr>
<tr>
<td>2</td>
<td>DFS</td>
<td>Dynamic Function Sizing; a 1 here means the mask bits above are not valid because the function’s size is dynamic. See 10.2.2.2.</td>
</tr>
<tr>
<td>1</td>
<td>EFD</td>
<td>Extra Function Decoder; a 1 here means the next ADEM provides another decoder for the same function rather than another function.</td>
</tr>
<tr>
<td>0</td>
<td>EFM</td>
<td>Extra Function Mask; a 1 here means the next ADEM provides the upper bits’ mask for a 40-bit or 64-bit decoder. In this case, the next ADEM does NOT follow the encoding in this table.</td>
</tr>
</tbody>
</table>

The AMCAPs and XAMCAPs for a function imply the decoder’s supported address sizes, and therefore the valid bits in the mask. A 40-bit or 64-bit decoder must use an extra ADEM for its upper 8 or 32 bits (denoted by setting the “EFM” bit as shown in the table). Generally, a decoder will support only one address size (A16, A24, A32, A40 or A64). When a decoder can decode multiple address sizes, it should specify 1’s in the upper bits for the largest size it can decode.

**Rule 10.11:**

All implemented ADEMs shall reside in the locations specified in Table 10-12 and follow the format given in Table 10-4, except those whose immediately-preceding ADEM has its “EFM” bit set. Such ADEMs shall provide M[63:32] (mask bits 63 through 32).

**Observation 10.4:**

Providing the greatest number of address decoding bits possible will give the greatest flexibility when system addresses are assigned.

Table 10-5 shows some examples of DAWPR/AMCAP/XAMCAP/ADEM combinations. The example module defines the following: two decoders to its first function, capable of decoding the upper 15 bits in an A32 non-privileged address and providing basic D32, BLT, and MBLT transfer capability; plus a single 64-bit decoder for its other function, capable of decoding the upper 40 bits in an A64 address on 2eVME. This requires 4 sets of parameters.
Table 10-5: Address Relocation CR Examples

<table>
<thead>
<tr>
<th>DAWPR</th>
<th>AMCAP MSB..LSB</th>
<th>XAMCAP MSB..LSB</th>
<th>ADEM</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x84</td>
<td>0x00,00,00,00,</td>
<td>0x0 .. 0x0</td>
<td>0xFFE0002</td>
<td>Can respond to AM codes 0x8-0xB, D32, decodes upper 15 bits (requires 128KB space)</td>
</tr>
<tr>
<td></td>
<td>0x00,00,00,00,</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0x00,00,0F,00</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x84</td>
<td>0x00,00,00,00,</td>
<td>0x0 .. 0x0</td>
<td>0xFFE0000</td>
<td>Second window to same function as above</td>
</tr>
<tr>
<td></td>
<td>0x00,00,00,00,</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0x00,00,00,0F,00</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x84</td>
<td>0x00,00,00,01,</td>
<td>0x0 .. 0x4</td>
<td>0xFF000001</td>
<td>Can respond to AM 0x20, XAM 0x2, decodes upper 40 bits (requires 16MB space)</td>
</tr>
<tr>
<td></td>
<td>0x00,00,00,00</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0</td>
<td>0x0 .. 00</td>
<td>0x0 .. 0x0</td>
<td>0xFFFFFFFF</td>
<td>“extended ADEM” for 64-bit decoder</td>
</tr>
</tbody>
</table>

10.2.1.5 Master Addressing Capabilities

In order to allow a system monarch to discover the addressing capabilities of other masters in a system, a single set of Master ADdressing Capabilities (MADCAPs) are defined, in the form of another DAWPR, AMCAP, and XAMCAP indicating which data transfer sizes, AM codes and XAM codes the master can drive. Also, the Master Characteristics Parameter (see 10.2.1.2) indicates the master’s ability to initiate UAT, RMW, and other special cycles. It is not feasible to invent a complete description of all possible address-map configurations for all masters, so the MADCAPs simply allow discovery of the master’s general capabilities, which may not be applicable for all the master’s possible maps. This allows a monarch to configure slaves in such a way that at least the masters with flexible maps can access them.

Rule 10.12:

If implemented, the MADCAPs (DAWPR, AMCAP and XAMCAP) shall reside in the locations specified in Table 10-12 and follow the formats given in 10.2.1.4.1, 10.2.1.4.2, and 10.2.1.4.3.

10.2.2 The Defined CSR Area

The Defined CSR Area, which was specified from 0x7FFF0 through 0x7FFFF in the VME64 Standard, is now expanded to offset addresses 0x7FC00 through 0x7FFFF for a total of 256 usable locations. The locations from 0x7FF53 to 0x7FFFF are specified in Table 10-13.

Rule 10.13:

The VME64x Defined CSR Area shall be from offset address 0x7FC00 to 0x7FFFF. These locations may only be used as specified in this VME64x document. All bytes in this Defined CSR Area which are not specified are reserved for future use.

Rule 10.14:

All unimplemented locations in the Defined CSR Area shall read as 0x00.

10.2.2.1 Additions to the Bit Set and Bit Clear Registers

Table 10-6 lists the VME64 and VME64x bit assignments for the Bit Set Register. Table 10-7 lists the VME64 and VME64x bit assignments for the Bit Clear Register. Bits have been added for:

1) Enabling the module’s decoders associated with the Address Space Relocation.
2) Reporting on the issuance of the BERR* signal.
3) Reporting on the ownership of the module’s CRAM (if implemented).

Also, user-defined Bit Set and Bit Clear registers have been added as a convenient place for module-specific features requiring this type of programming.
Table 10-6: Bit Set Register Assignment

<table>
<thead>
<tr>
<th>Bit</th>
<th>Value</th>
<th>Write</th>
<th>Read</th>
<th>Relevant Standard</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>1</td>
<td>place module in reset mode</td>
<td>module in reset mode</td>
<td>VME64</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>module not in reset mode</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>enable SYSFAIL driver</td>
<td>SYSFAIL driver enabled</td>
<td>VME64</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>SYSFAIL driver disabled</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>set module fail (test only)</td>
<td>module failed</td>
<td>VME64</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>module not failed</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>enable module</td>
<td>module enabled</td>
<td>VME64x</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>module disabled</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>set BERR* flag</td>
<td>module issued BERR*</td>
<td>VME64x</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>module did not issue BERR*</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>set CRAM_OWNER (test only)</td>
<td>CRAM owned</td>
<td>VME64x</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>CRAM available</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>reserved</td>
<td>reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>reserved</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>reserved</td>
<td>reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>reserved</td>
<td></td>
</tr>
</tbody>
</table>

Table 10-7: Bit Clear Register Assignment

<table>
<thead>
<tr>
<th>Bit</th>
<th>Value</th>
<th>Write</th>
<th>Read</th>
<th>Relevant Standard</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>1</td>
<td>remove module from reset mode</td>
<td>module in reset mode</td>
<td>VME64</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>module not in reset mode</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>disable SYSFAIL driver</td>
<td>SYSFAIL driver enabled</td>
<td>VME64</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>SYSFAIL driver disabled</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>clear module fail</td>
<td>module failed</td>
<td>VME64</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>module not failed</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>disable module</td>
<td>module enabled</td>
<td>VME64x</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>user defined</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>clear BERR* flag</td>
<td>module issued BERR*</td>
<td>VME64x</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>module did not issue BERR*</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>clear CRAM_OWNER</td>
<td>CRAM owned</td>
<td>VME64x</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>CRAM available</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>reserved</td>
<td>reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>reserved</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>reserved</td>
<td>reserved</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>no effect</td>
<td>reserved</td>
<td></td>
</tr>
</tbody>
</table>

Rule 10.15:

Writes to the Bit Set Register with bit 4 set shall enable the module’s address decoding to the functions supporting Address Space Relocation as defined in 10.2.1.3 and 10.2.2.2. Writes to the Bit Clear Register with bit 4 set shall disable this address decoding. Upon reads, bit 4 of either the Bit Set or Bit Clear Register shall indicate the current status (0 for disabled, 1 for enabled) of this address decoding.

Rule 10.16:

When a module generates BERR* for any reason, it shall set the “BERR* Generated” status true. Reads of either the Bit Set or Bit Clear Register shall indicate the current status.
status in bit 3 (0 for false, 1 for true). The “BERR* Generated” Status shall be cleared on reset and power up and upon writes to the Bit Clear Register with bit 3 set.

**Rule 10.17:**

When the CRAM_OWNER register in Defined CSR contains a non-zero value, “CRAM Owned” is true. Reads of either the Bit Set or Bit Clear Register shall indicate the state of “CRAM Owned” in bit 2 (0 for false, 1 for true). Writes to the Bit Set Register with bit 2 set shall have no effect. “CRAM Owned” shall be cleared upon a write to the Bit Clear Register with bit 2 set.

**Recommendation 10.1:**

Due to the inherently unique behavior of Bit Set/Clear register pairs, a user-defined pair is included so that software will know to expect this behavior at these particular addresses. Therefore, if a module implements additional functions requiring bit set and bit clear programming, it should define bits in these locations for this purpose.

### 10.2.2.2 Address Decoder compaRe (ADER) Registers

One set of CSRs is required to work in conjunction with the CRs specified earlier, in order to provide Address Space Relocation. These are Address Decoder compaRe (ADER) registers. Software programs a value for a function’s address decoder to compare a bus address against (after masking). A successful comparison results in selection of the function. Up to eight ADERs may be provided, each corresponding to one set of DAWPR, AMCAP, XAMCAP, and ADEM in CR. Table 10-8 shows the format of an ADER.

<table>
<thead>
<tr>
<th>Bit(s)</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>C[31:24]</td>
<td>Compare bits 31-24</td>
</tr>
<tr>
<td>23:16</td>
<td>C[23:16]</td>
<td>Compare bits 23-16</td>
</tr>
<tr>
<td>15:10</td>
<td>C[15:10]</td>
<td>Compare bits 15-10</td>
</tr>
<tr>
<td>9:8</td>
<td>C[9:8] or XAM[7:6]</td>
<td>If the “XAM” bit (see below) is 0, this field contains compare bits 9-8. If the “XAM” bit is 1, this field contains XAM bits 7-6.</td>
</tr>
<tr>
<td>7:2</td>
<td>AM[5:0] or XAM[5:0]</td>
<td>If the “XAM” bit (see below) is 0, this field contains an AM code. If the “XAM” bit is 1, this field contains XAM bits 5-0.</td>
</tr>
<tr>
<td>1</td>
<td>DFSR</td>
<td>Dynamic Function Size Read. If dynamic function sizing is supported, when this bit is written with a 1, the implementation shall latch its actual ADEM value into the C bits for subsequent reading. The writer is responsible for restoring the ADER, which includes writing this bit with a 0.</td>
</tr>
<tr>
<td>0</td>
<td>XAM</td>
<td>XAM mode. When 0, the decoder should respond to the AM code programmed in bits 7-2. When 1, it should respond to the XAM code set in bits 9-2, using whichever AM code (0x20 or 0x21) the function specified in its AMCAP.</td>
</tr>
</tbody>
</table>

Note that for XAM codes, the actual “granularity” for address decoding (the minimum possible allocation size for a function) is actually 1024 bytes, while for “normal” AM codes, it is 256 bytes. Since the protocols using XAM codes do not provide for A16 or A24, this resolution should be acceptable for them.

**Rule 10.18:**

All implemented ADERs shall reside in the locations specified in Table 10-13 and implement the functionality given in Table 10-8, except those implementing the upper compare bits for a 40-bit or 64-bit decoder (see Rule 10.11).
Chapters 1 through 11

Rule 10.19:
For each implemented ADEM in CR (one whose value is non-zero), a corresponding ADER shall be implemented.

Rule 10.20:
A module which implements VME64x-compliant Address Space Relocation shall obey Rules 10.6 through 10.11, and 10.15, 10.18, and 10.19.

Recommendation 10.2:
Modules should implement Address Space Relocation for as many functions as possible.

Recommendation 10.3:
If a function does not implement Address Space Relocation, the implementation of a read only Address Decoder compare (ADER) register is allowed (i.e. to latch a switch setting). This facilitates mapping around a hardware-fixed-address function. In this case, the function’s ADEM should have its “FAF” bit set to indicate this.

Recommendation 10.4:
For some functions, it may be desirable or necessary to provide dynamic sizing. That is, the size of a function might not be static, and therefore cannot be in CR. In this case, the implementation should set the “DFS” bit in the corresponding ADEM in CR, and implement the behavior defined for the ADER’s “DFSR” bit as described in Table 10-8.

Observation 10.5:
The Address Space Relocation CRs (AMCAPs, XAMCAPs, DAWPRs and ADEMs) allow a module to “advertise” its capabilities, while the CSRs (ADERs) allow software to select a subset to actually use at a given time.

Rule 10.21:
Software shall not attempt to program an ADER with the CR/CSR Space AM code (0x2F), because modules providing VME64x-compliant Address Space Relocation implicitly support it. Furthermore, setting of the CR/CSR base address is already specified using other mechanisms.

Observation 10.6:
The AM codes for the lock commands (and potentially some user-defined AM codes) denote special features rather than actual data transfer capability. It is desirable to allow advertisement of these capabilities, but it would be of limited usefulness to program an ADER to respond to such a code.

Permission 10.2:
The “special” AM codes which do not denote actual data transfer capability may be set in an AMCAP to denote a function’s support for them.

Recommendation 10.5:
When Permission 10.2 is taken, a function should respond to the special AM code(s) without requiring them to be explicitly programmed in the ADER.

Table 10-9 shows some examples of ADEM/ADER combinations, with the ADEM values taken from Table 10-5.
### Table 10-9: Address Relocation CR/CSR Examples

<table>
<thead>
<tr>
<th>ADEM</th>
<th>ADER</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xFFFFE0002</td>
<td>0x42200024</td>
<td>Programmed to respond to AM code 9 starting at address 0x42200000</td>
</tr>
<tr>
<td>0xFFFFE0000</td>
<td>0x4222002C</td>
<td>Programmed for AM code 0xB starting at address 0x42220000</td>
</tr>
<tr>
<td>0xFF000001</td>
<td>0x00000009</td>
<td>Programmed for XAM code 2 starting at address 0x8000111100000000</td>
</tr>
<tr>
<td>0xFFFFFFFF</td>
<td>0x80001111</td>
<td>Programming for upper 32 bits of above</td>
</tr>
</tbody>
</table>

#### 10.2.3 The User CR Area

The optional User CR Area is ROM that appears in a VME64x module’s CR/CSR Address Space. It is set aside by a module vendor for extra module-specific data. Generally it will be located in the area just above the Defined CR Area and is usually composed of additional space within the same ROM used to implement the Defined CR Area. The VME64 Standard specifies a Configuration ROM data access width parameter indicating how the User CR Area may be accessed. This chapter specifies two Defined CR parameters for the purpose of locating the User CR Area in a module’s CR/CSR Space. **BEG_USER_CR** defines the beginning of the User CR Area by specifying an offset to the address of its first byte. **END_USER_CR** defines the end of the User CR Area by specifying an offset to the address of its last byte. Each module contains its own set of CR pointers and user areas.

**Observation 10.7:**

Implementation of a User CR Area is optional.

**Rule 10.22:**

If no User CR Area is implemented, then the **BEG_USER_CR** and **END_USER_CR** pointers shall be set to zero.

**Rule 10.23:**

**BEG_USER_CR** must always be less than or equal to **END_USER_CR**.

**Observation 10.8:**

**END_USER_CR** points to the last useable byte in the User CR Area. The number of bytes in the User CR Area may be calculated by subtracting **BEG_USER_CR** from **END_USER_CR**, dividing by one, two or four as determined by the Configuration ROM Data Access Width parameter and then adding one.

#### 10.2.4 The Configuration RAM (CRAM) Area

The optional CRAM Area is either excess RAM or specifically implemented RAM located between the Defined CR and Defined CSR areas. It is a new feature of CR/CSR space and its contents and use are intended to be completely user defined. Three parameters in the Defined CR Area are specified to locate and access CRAM in a module’s CR/CSR Space. **CRAM_ACCESS_WIDTH** defines how CRAM will be accessed. Its format is specified in Table 10-10. **BEG_CRAM** defines the beginning of CRAM by specifying an offset to its first byte. **END_CRAM** defines the end of CRAM by specifying an offset to its last byte. These three Defined CR parameters refer only to the CR/CSR Space of the module in which they are physically contained.

**Rule 10.24:**

The contents of the CRAM data access width location shall be as follows:
Table 10-10: CRAM_ACCESS_WIDTH Definition

<table>
<thead>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>Not to be used</td>
</tr>
<tr>
<td>0x01 ... 0x80</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x81</td>
<td>Only use D08(EO), every fourth byte</td>
</tr>
<tr>
<td>0x82</td>
<td>Only use D08(EO), every other byte</td>
</tr>
<tr>
<td>0x83</td>
<td>Use D16 or D08(EO), every byte used</td>
</tr>
<tr>
<td>0x84</td>
<td>Use D32, D16 or D08(EO), every byte used</td>
</tr>
<tr>
<td>0x85 ... 0xFE</td>
<td>Reserved for future use</td>
</tr>
<tr>
<td>0xFF</td>
<td>Not to be used</td>
</tr>
</tbody>
</table>

Observation 10.9:
The CRAM_ACCESS_WIDTH definition is the same as the Configuration ROM data access width and CSR data access width definitions in Table 2-32 of the VME64 Standard.

Rule 10.25:
If a CRAM Area is not implemented, then the BEG_CRAM and END_CRAM pointers shall be set to zero.

Rule 10.26:
BEG_CRAM must always be less than or equal to END_CRAM.

Observation 10.10:
END_CRAM points to the last useable byte in the CRAM Area. The number of bytes in the area may be calculated by subtracting BEG_CRAM from END_CRAM, dividing by one, two or four as determined by CRAM_ACCESS_WIDTH and then adding one.

The CRAM_OWNER Register is 1 byte in the Defined CSR Area used to allow a master, through a software protocol, to identify itself as the owner of the CRAM contents. The register uses a hardware-supported semaphore scheme to reliably allow a master to acquire access to the CRAM_OWNER Register, even if it does not have Read-Modify-Write Capability or the ability to maintain bus mastership under software control. To support the semaphore protocol the register must conditionally change its response when the register contains a non-zero value. The register works in conjunction with the Bit Clear Register in the Defined CSR Area.

Rule 10.27:
The CRAM_OWNER register shall operate in the following way:
1) After reset the CRAM_OWNER register shall be guaranteed to be zero. This state means the semaphore is available, which means the CRAM is available.
2) Writing to the CRAM_OWNER register when it contains a non-zero value shall not change the value of the CRAM_OWNER register. This allows the first master that writes a non-zero value to acquire ownership.
3) A master wishing to acquire exclusive access to CRAM shall write its unique ID code to the CRAM_OWNER register. The master then reads CRAM_OWNER. If the code read is his, he has acquired ownership. Otherwise, some other master acquired ownership first and is identified by the ID code read.
4) Ownership shall be released by writing any value with bit 2 ($2^2$) set (e.g. 0x04) to the CSR Bit Clear Register located at 0x7FFF7. This clears the CRAM_OWNER register and leaves it with a value of zero and also clears the CRAM owned status.
Observation 10.11:
Bit 2 of the Defined CSR Bit Clear and Bit Set Registers also indicates if the CRAM has an owner. This is another way of determining if CRAM is available, in addition to checking that CRAM_OWNER is not equal to zero.

Recommendation 10.6:
It is recommended that ID codes numbered from 1 to 31 mean “module with this geographical address”. The remaining codes from 32 to 255 are to be defined by system software.

10.2.5 The User CSR Area
The User CSR Area is a natural place to locate the design-specific control and status registers required for a module. It may be logic within a Field Programmable Gate Array that also implements the Defined CSR Area registers within the module or could be RAM. User CSR provides both read and write access. Generally it will be located in the area just below the Defined CSR Area. The VME64 Standard specifies a CSR data access width parameter indicating how the User CSR Area may be accessed. This chapter specifies two Defined CR parameters for the purpose of locating User CSR in a module’s CR/CSR Space. BEG_USER_CSR defines the beginning of the User CSR Area by specifying an offset to its first byte. END_USER_CSR defines the end of the User CSR Area by specifying an offset to its last byte.

Recommendation 10.7:
Although implementation of a User CSR Area is not mandatory, it is recommended that any module-specific Control and Status Registers be implemented there. It puts them in a well-characterized place and simplifies the module’s and system’s address maps.

Rule 10.28:
If no User CSR Area is implemented, then the BEG_USER_CSR and END_USER_CSR pointers shall be set to zero.

Rule 10.29:
BEG_USER_CSR shall always be less than or equal to END_USER_CSR.

Observation 10.12:
END_USER_CSR points to the last useable byte in the User CSR Area. The number of bytes in the User CSR Area may be calculated by subtracting BEG_USER_CSR from END_USER_CSR, dividing by one, two or four as determined by the CSR Data Access Width parameter and then adding one.

10.2.6 Board Serial Number
The VME64 Standard provided for Manufacturer’s ID, Board ID and Revision ID parameters within the Defined CR Area. This chapter adds the ability to provide a Board Serial Number which can uniquely identify a module for characterization, calibration, diagnostic or repair purposes. The parameters BEG_SN and END_SN are defined in Table 10-12 for the purpose of locating the Serial Number within the module’s CR/CSR Space. This flexibility of allowing it to be located in a space determined by the module designer is intended to simplify the address decoding required and make the serial number parameter simple to implement. The length of the serial number field is not fixed, but suggested to be 4 bytes.

Recommendation 10.8:
It is recommended that the module serial number capability be provided. This is especially useful when there are hardware-dependent calibrations or characteristics which can be tracked on a module basis. This capability can also facilitate failure analysis and serve other diagnostic purposes when supported with the appropriate software.
Suggestion 10.1:
Four bytes encoded in Hexadecimal format allows for 8 characters and is easily coded and decoded. The following example shows how the Serial Number A0123456 would be coded and stored.

Table 10-11: Serial Number Example

<table>
<thead>
<tr>
<th>Address</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lower</td>
<td>BEG_SN= 0xA0 (note: this is the most significant byte)</td>
</tr>
<tr>
<td></td>
<td>byte 2 = 0x12</td>
</tr>
<tr>
<td></td>
<td>byte 3 = 0x34</td>
</tr>
<tr>
<td>Higher</td>
<td>END_SN= 0x56 (note: this is the most significant byte)</td>
</tr>
</tbody>
</table>

Observation 10.13:
Hexadecimal format is easily generated by switch registers and requires fewer bits than ASCII encoding.

Rule 10.30:
When the serial number capability is provided, the implementation shall insure that normal repair or upgrade of the module, including Firmware or PROM upgrades, shall not change this serial number field.

Rule 10.31:
The minimum access width to the Serial Number field from BEG_SN to END_SN shall be through D08(0), with access to every fourth byte.

Observation 10.14:
All addresses which contain Serial Number information must end with 0x3, 0x7, 0xB or 0xF in order to adhere to Rule 10.31.

Rule 10.32:
BEG_SN must always be less than or equal to END_SN.

Observation 10.15:
The BEG_SN and END_SN pointers allow great flexibility in implementation of the serial number capability. The hardware can be of a different type than User CR, CRAM or User CSR and put into an otherwise unused address space. If the serial number field implementation uses the same hardware as one of the above defined spaces it can be located immediately adjacent to the other space.
### Table 10-12: Defined Configuration ROM Assignments

#### Part 1

<table>
<thead>
<tr>
<th>CR Address [MSB ........... LSB]</th>
<th>Content</th>
<th>Size</th>
<th>Relevant Standard</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x03</td>
<td>Checksum</td>
<td>1 byte</td>
<td>VME64</td>
</tr>
<tr>
<td>0x07, 0x0B, 0x0F</td>
<td>Length of ROM</td>
<td>3 bytes</td>
<td>VME64</td>
</tr>
<tr>
<td>0x13</td>
<td>Configuration ROM data access width</td>
<td>1 byte</td>
<td>VME64</td>
</tr>
<tr>
<td>0x17</td>
<td>CSR/CSSR Space data access width</td>
<td>1 byte</td>
<td>VME64</td>
</tr>
<tr>
<td>0x1B</td>
<td>CR/CSR Space Specification ID</td>
<td>1 byte</td>
<td>VME64</td>
</tr>
<tr>
<td>0x1F</td>
<td>0x43 (ASCII “C”)</td>
<td>1 byte</td>
<td>VME64</td>
</tr>
<tr>
<td>0x23</td>
<td>0x52 (ASCII “R”)</td>
<td>1 byte</td>
<td>VME64</td>
</tr>
<tr>
<td>0x27, 0x2B, 0x2F</td>
<td>Manufacturer’s ID (IEEE OUI)</td>
<td>3 bytes</td>
<td>VME64</td>
</tr>
<tr>
<td>0x33, 0x37, 0x3B, 0x3F</td>
<td>Board ID supplied by manufacturer</td>
<td>4 bytes</td>
<td>VME64</td>
</tr>
<tr>
<td>0x43, 0x47, 0x4B, 0x4F</td>
<td>Revision ID supplied by manufacturer</td>
<td>4 bytes</td>
<td>VME64</td>
</tr>
<tr>
<td>0x53, 0x57, 0x5B</td>
<td>Pointer to a null terminated ASCII printable string or 0x000000</td>
<td>3 bytes</td>
<td>VME64</td>
</tr>
<tr>
<td>0x5F to 0x7B</td>
<td>RESERVED</td>
<td>8 bytes</td>
<td>VME64</td>
</tr>
<tr>
<td>0x7F</td>
<td>Program ID code</td>
<td>1 byte</td>
<td>VME64</td>
</tr>
<tr>
<td>0x83, 0x87, 0x8B</td>
<td>Offset to BEG_USER_CR</td>
<td>3 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x8F, 0x93, 0x97</td>
<td>Offset to END_USER_CR</td>
<td>3 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x9B, 0x9F, 0xA3</td>
<td>Offset to BEG_CRAM</td>
<td>3 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xA7, 0xAB, 0xAF</td>
<td>Offset to END_CRAM</td>
<td>3 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xB3, 0xB7, 0xBB</td>
<td>Offset to BEG_USER_CSR</td>
<td>3 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xBF, 0xC3, 0xC7</td>
<td>Offset to END_USER_CSR</td>
<td>3 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xCB, 0xCF, 0xD3</td>
<td>Offset to BEG_SN</td>
<td>3 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xD7, 0xDB, 0xDF</td>
<td>Offset to END_SN</td>
<td>3 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xE3</td>
<td>Slave Characteristics Parameter, see Table 10-1</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xE7</td>
<td>User-defined Slave Characteristics</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xEB</td>
<td>Master Characteristics Parameter, see Table 10-2</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xEF</td>
<td>User-defined Master Characteristics</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xF3</td>
<td>Interrupt Handler Capabilities</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xF7</td>
<td>Interrupter Capabilities</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xFB</td>
<td>Reserved, Read as zero</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0xFF</td>
<td>CRAM_ACCESS_WIDTH, see Table 10-10</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x103</td>
<td>Function 0 Data Access Width DAWPR, see Table 10-3</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x107</td>
<td>Function 1 Data Access Width</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x10B</td>
<td>Function 2 Data Access Width</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x10F</td>
<td>Function 3 Data Access Width</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x113</td>
<td>Function 4 Data Access Width</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x117</td>
<td>Function 5 Data Access Width</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x11B</td>
<td>Function 6 Data Access Width</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x11F</td>
<td>Function 7 Data Access Width</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
</tbody>
</table>

*Do not specify or claim conformance to this draft standard*
Table 10-12: Defined Configuration ROM Assignments
Part 2

<table>
<thead>
<tr>
<th>CR Address [MSB .............. LSB]</th>
<th>Content</th>
<th>Size</th>
<th>Relevant Standard</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x123 ... 0x13F</td>
<td>Function 0 AM Code Mask AMCAP, see Table 10-5</td>
<td>8 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x143 ... 0x15F</td>
<td>Function 1 AM Code Mask</td>
<td>8 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x163 ... 0x17F</td>
<td>Function 2 AM Code Mask</td>
<td>8 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x183 ... 0x19F</td>
<td>Function 3 AM Code Mask</td>
<td>8 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x1A3 ... 0x1BF</td>
<td>Function 4 AM Code Mask</td>
<td>8 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x1C3 ... 0x1DF</td>
<td>Function 5 AM Code Mask</td>
<td>8 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x1E3 ... 0x1FF</td>
<td>Function 6 AM Code Mask</td>
<td>8 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x203 ... 0x21F</td>
<td>Function 7 AM Code Mask</td>
<td>8 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x223 ... 0x29F</td>
<td>Function 0 XAM Code Mask XAMCAP, see Table 10-5</td>
<td>32 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x2A3 ... 0x31F</td>
<td>Function 1 XAM Code Mask</td>
<td>32 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x323 ... 0x39F</td>
<td>Function 2 XAM Code Mask</td>
<td>32 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x3A3 ... 0x41F</td>
<td>Function 3 XAM Code Mask</td>
<td>32 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x423 ... 0x49F</td>
<td>Function 4 XAM Code Mask</td>
<td>32 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x4A3 ... 0x51F</td>
<td>Function 5 XAM Code Mask</td>
<td>32 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x523 ... 0x59F</td>
<td>Function 6 XAM Code Mask</td>
<td>32 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x5A3 ... 0x61F</td>
<td>Function 7 XAM Code Mask</td>
<td>32 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x623 ... 0x62F</td>
<td>Function 0 Address Decoder Mask ADEM, see Table 10-4</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x633 ... 0x63F</td>
<td>Function 1 ADEM</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x643 ... 0x64F</td>
<td>Function 2 ADEM</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x653 ... 0x65F</td>
<td>Function 3 ADEM</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x663 ... 0x66F</td>
<td>Function 4 ADEM</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x673 ... 0x67F</td>
<td>Function 5 ADEM</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x683 ... 0x68F</td>
<td>Function 6 ADEM</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x693 ... 0x69F</td>
<td>Function 7 ADEM</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x6A3</td>
<td>Reserved, read as zero</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x6A7</td>
<td>Reserved, read as zero</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x6AB</td>
<td>Reserved, read as zero</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x6AF</td>
<td>Master Data Access Width DAWPR, see Table 10-3</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x6B3 ... 0x6CF</td>
<td>Master AM Capability AMCAP, see Table 10-5</td>
<td>8 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x6D3 ... 0x74F</td>
<td>Master XAM Capability XAMCAP, see Table 10-5</td>
<td>32 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x753 ... 0xFFF</td>
<td>RESERVED</td>
<td>552 bytes</td>
<td>VME64x</td>
</tr>
</tbody>
</table>
### Table 10-13: Defined Control/Status Register (CSR) Assignments

<table>
<thead>
<tr>
<th>CSR Address [MSB .......... LSB]</th>
<th>Content</th>
<th>Size</th>
<th>Relevant Standard</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x7FFFFF</td>
<td>CR/CSR (BAR)</td>
<td>1 byte</td>
<td>VME64</td>
</tr>
<tr>
<td></td>
<td>Base Address Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7FFFB</td>
<td>Bit Set Register</td>
<td>1 byte</td>
<td>VME64</td>
</tr>
<tr>
<td></td>
<td>see Table 10-6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7FFF7</td>
<td>Bit Clear Register</td>
<td>1 byte</td>
<td>VME64</td>
</tr>
<tr>
<td></td>
<td>see Table 10-7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7FFF3</td>
<td>CRAM_OWNER Register</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x7FFEF</td>
<td>User-Defined Bit Set Register</td>
<td>1 byte</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x7FFE3 ... 0x7FFE7</td>
<td>RESERVED</td>
<td>2 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x7FFD3 ... 0x7FFDF</td>
<td>Function 7 ADER</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td></td>
<td>see Table 10-8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7FFC3 ... 0x7FFCF</td>
<td>Function 6 ADER</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x7FFB3 ... 0x7FFBF</td>
<td>Function 5 ADER</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x7FFA3 ... 0x7FFAF</td>
<td>Function 4 ADER</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x7FF93 ... 0x7FF9F</td>
<td>Function 3 ADER</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x7FF83 ... 0x7FF8F</td>
<td>Function 2 ADER</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x7FF73 ... 0x7FF7F</td>
<td>Function 1 ADER</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x7FF63 ... 0x7FF6F</td>
<td>Function 0 ADER</td>
<td>4 bytes</td>
<td>VME64x</td>
</tr>
<tr>
<td>0x7FC00 ... 0x7FF5F</td>
<td>RESERVED</td>
<td>216 bytes</td>
<td>VME64x</td>
</tr>
</tbody>
</table>
Chapter 11

2eVME Protocol

11.1 Introduction

The 2eVME (2 edge VME) transactions add four important features to the VME64x architecture:

1. Theoretical doubling of the peak block data rate to 160 MB/sec
2. Master and slave terminated 2eVME transfers
3. Reduced number of address modes
4. Room to add more features in the future

11.1.1 2 Edge Handshakes

The method being used to double VME64x's backplane performance is a two edge handshake for each data transfer. Original VME and VME64 transfers use a four edge handshake for each data transfer. With a tightening of the timing parameters, and by making the timing more technology independent, the peak data transfer rate can be doubled to one transfer every 50 nsec, instead of 100 nsec. This translates to a peak block data transfer rate of 160 MB/sec (eight bytes per transfer on a 64 bit bus). For 3U boards, the peak rate is 80 MB/sec with 32 bit transfers.

11.1.2 Address Phases

In order to speed up the address phase, like the data phases, two edge handshakes are also employed. All 2eVME address broadcasts are split into three phases, address phase 1, address phase 2 and address phase 3. Three times as much information can be transferred during the address phase as was possible in the original VME address phase.

11.1.3 Remapping the LWORD* Line

In the VME64 standard, the LWORD* signal line is used as a data transfer signal line, during 64 bit data transfers. The LWORD* line is redefined as address bit 0, A[0]. This effectively provides a full 32 bit address bus, labeled A[31:0] and reflects the usage of the line.

11.1.4 Extended AM Codes

Since there are only a few unassigned address modifier codes left, an extended address modifier (XAM) coding scheme is used. A new AM Code 0x20 is assigned for 6U 2eVME transfers and AM Code 0x21 is assigned for 3U 2eVME transfers. The eight LSB (least significant bits) of the address field A[7:0] are used to carry the extended address modifier code information during the first address phase. See Table 11-1, which maps the address lines to the extended AM code field. With 8 bits, 256 additional address modifier codes are available for each of the 6U and 3U 2eVME transaction sets.

The initial 2eVME definition defines two address modes for 6U boards (Table 11-2) and two address modes for 3U boards (Table 11-3). With 256 possible extended AM codes for each board size the extended address addition leaves plenty of room for future expansion.

<table>
<thead>
<tr>
<th>A7</th>
<th>A6</th>
<th>A5</th>
<th>A4</th>
<th>A3</th>
<th>A2</th>
<th>A1</th>
<th>A0</th>
</tr>
</thead>
<tbody>
<tr>
<td>XAM7</td>
<td>XAM6</td>
<td>XAM5</td>
<td>XAM4</td>
<td>XAM3</td>
<td>XAM2</td>
<td>XAM1</td>
<td>XAM0</td>
</tr>
</tbody>
</table>

Table 11-1 Extended Address Modifier Line Definitions
Chapters 1 through 11

### Table 11-2 6U 2eVME Extended Address Modifier Codes

<table>
<thead>
<tr>
<th>XAM Code</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Reserved</td>
</tr>
<tr>
<td>01</td>
<td>A32 2eVME Transfer</td>
</tr>
<tr>
<td>02</td>
<td>A64 2eVME Transfer</td>
</tr>
<tr>
<td>03-FF</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

### Table 11-3 3U 2eVME Extended Address Modifier Codes

<table>
<thead>
<tr>
<th>XAM Code</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Reserved</td>
</tr>
<tr>
<td>01</td>
<td>A32 2eVME Transfer</td>
</tr>
<tr>
<td>02</td>
<td>A40 2eVME Transfer</td>
</tr>
<tr>
<td>03-FF</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

#### 11.1.5 Address Modes

For 6U VME64x boards, the 2eVME block data transfers are sized at 64 bits, or 8 bytes per transfer. One address range is defined for A32 type transactions and another for A64 type transactions. Usage of the supervisory / non-privileged and the program / data sub-modes are no longer necessary, with the very large A64 address range. This should provide enough space to map the memory into special functional groups, should that be required by the specific application.

For 3U VME64x boards or those VME64x boards with only a P1/J1 connector, two address ranges are defined: A32 and A40.

#### 11.1.6 Known Length 2eVME Transfers

With many of the new microprocessors that employ caching architectures, as well as DMA controllers, the size of the data being written or requested via a read is known in advance. This size information is presented during address phase two. Address lines A[15:8] are used to carry the beat count. This effectively informs the slave in advance of the amount of data that it is requested to receive in a write transaction or the amount of data it is to supply in a read request. The beat count ranges from 0 to 256 data beats.

All 6U block data transfers are performed with 64 bit data words (eight bytes per transfer). The beat count field is a count of the number of 8 byte transfers, ranging from 1 to 256 transfers. For 6U 2eVME transactions, a maximum of 2 KB can be transferred in a single block. For 3U 2eVME transactions, the maximum is 1 KB. As with the VME64 MBLT transfers, no 6U 2eVME transaction can cross a 2 KB boundary, and no 3U 2eVME transaction can cross a 1 KB boundary.

The Beat Count field represents a maximum transmission value for the transfer, not the absolute expected size. Hence, boards doing pre-fetching based upon this value have no guarantee that all the data pre-fetch will be transferred.

#### 11.1.7 Slave Terminated 2eVME Transfers

In some applications, I/O boards collect a random amount of data, ranging from zero bytes to many kilobytes. Masters reading this data from the slave have no prior knowledge as to the amount of data being retrieved. Slaves can terminate the block transfer at any time. A Master which expects a Slave termination should put the maximum block size that it can receive in the Beat Count bits in the second address phase.

---

*Do not specify or claim conformance to this draft standard*
The 6U Slaves indicates this termination by asserting RETRY* and then asserting BERR*. The 3U Slaves indicates this termination by asserting RESP* and then asserting BERR*. This termination method tells the Master that the Slave has no more data and is not expecting a resumption of that transfer.

11.1.8 Slave Suspended 2eVME Transfers
Large 2eVME transfers can be divided into smaller blocks by the slave, simply by terminating the block transfer after a few transfers. Masters can resume the block transfer at the next logical address. Slaves issuing the suspension indicate to the Master that more data can be transferred, just not at this time.

At times a slave board becomes busy and is unable to service a read or write request. This may be due to the resource, such as a dual port memory, being busy, or maybe its input buffer is still full, or whatever. The slave board can signal the requesting master to retry the transaction a little later. In some applications, the master may not rerun a slave terminated transaction, but just go on to the next task.

This same mechanism also works for deadlock resolution. Should one board’s master be in the process of trying to access another board’s resource through a bridge, and at the same time the other board’s master is trying to access the first board’s resource via the same bridge, one of the masters must back off. Using the suspend protocol the bridge between the two buses can request one of the two masters to back off and try again, thereby resolving a possible deadlock situation.

6U Slaves requests that a master suspend a transaction by asserting RETRY* and then toggling DTACK*. 3U Slaves requests that a master suspend a transaction by asserting RESP* and then toggling DTACK*. The suspend termination tells the Master that the Slave is stopping this transaction but is expecting a resumption of that transfer at a later time. Suspended transactions always occur on an even beat count.

11.1.9 Slave Error State
Slaves which detect an error can signal this condition to the Master by asserting BERR* in response to a transition of DS0* or DS1*. This is similar to the current BERR* usage in VME.

11.1.10 Master Terminated 2eVME Transfers
By definition, the master controls the size of each block transfer, by specifying the beat count. The 2eVME protocol is designed to allow for early master termination, even before the beat count is reached (decremented to zero). This can be used for a variety of special type applications and situations. When the Master terminates it is always on an even beat count.

11.2 Requirements
11.2.1 Transceivers and Connectors
Permission 11.1:
The 2eVME protocol may be operated in any VME or VME64x compliant backplane, using any VME or VME64x compliant logic family, which provides for monotonic switching of control lines and meets the timing requirements of Table 11-6."

Observation 11.1:
The RESP* signal is in the z row of the 160 pin connector, therefore the 160 connector must be used to run the 2eVME protocol on 3U boards. 6U boards running the 2eVME protocol can use with the 96 or 160 pin connectors.

11.2.2 Extended AM Codes
Rule 11.1:
All 6U VME64x boards that perform 2eVME transactions shall use AM Code 0x20 and
shall use the extended AM Codes as defined in Table 11-2, 6U 2eVME Extended AM Codes.

**Rule 11.2:**
All 3U VME64x boards that perform 2eVME transactions shall use AM Code 0x21 and shall use the extended AM Codes as defined in Table 11-3, 3U 2eVME Extended AM Codes.

**Permission 11.2:**
6U VME64x boards may also participate in 3U 2eVME transfers using the applicable AM and XAM Codes defined for 3U 2eVME transfers.

**11.2.3 Data Size**

**Rule 11.10:**
The maximum number of data beats shall be 256.

**Observation 11.3:**
Rule 11.10 limits the data transferred to 2 KB, i.e. 256 beats x 8 bytes in a 6U VME64x board and 1 KB in a 3U VME64x board.

**Rule 11.4:**
A 6U 2eVME transfer shall not cross a 2 KB boundary and a 3U 2eVME transfer shall not cross a 1 KB boundary.

**Rule 11.5:**
All address and data lines shall be a logical zero for features which are not implemented or are part of Reserved fields.

**Rule 11.6:**
The beat count shall be sent in A[15:8] during the second address phase. The value is the number of beats divided by two. For example 0x00 = none, 0x01 = 2 beats, ..... 0x80 = 256 beats.

**Rule 11.7:**
Beat counts 0x81 through 0xFE shall be reserved.

**Observation 11.3:**
Since the master can only do even beats for master terminated block transfers the modulo 2 number for the beat count is compatible with the specified operation.

**Rule 11.8:**
The beat count shall be set to 0xFF as a default value when slave termination is expected and the beat count is unknown.

**Suggestion 11.1:**
The slave may use the beat count in a read operation to prefetch the required words and thereby increase performance.

**Rule 11.9:**
The beat count represents a maximum value only. Slaves shall always be prepared for an early termination by the master during 2eVME transfers.

**11.2.4 Protocols - General**

**Permission 11.3:**
Usage of both the RESP* and RETRY* signals is optional by both the master and the slave.

**Observation 11.4:**
RESP* and RETRY* is used as a qualifier on the meaning of a timing response line.

**Permission 11.4:**
RESP* is used by 3U boards and RETRY* by 6U boards. 6U master boards are given permission to use RESP* when communicating with 3U boards.
Rule 11.10:  
In 2eVME protocols only one timing (DS*) line shall transition in any one bus cycle except when the transaction is ended.

Rule 11.11:  
In 2eVME protocols only one timing response (DTACK* or BERR*) line shall transition in any bus cycle except when the transaction is ended.

Observation 11.5:  
The support of slave terminated and slave suspended operations are not mandatory for either masters or slaves.

Recommendation 11.1:  
Designs for masters conforming to the VME64x draft standard should implement slave terminated and slave suspend operations.

Rule 11.12:  
The master timeout timer shall be set to "T".

Observation 11.6:  
The timeout value is one half the bus monitor BTO value. See VME64 Standard for full explanation.

11.2.5 Timing  

Rule 11.13:  
The timing of all 2eVME transactions shall be in accordance with the timing parameters defined in Table 11-6 and 11-7, 2eVME Specific and VME64 Timing Parameters.

Rule 11.14:  
For each of the specific 2eVME transactions implemented, the protocol sequence shall be in accordance to the respective transaction presented in Figures 11-1 through 11-12.

Rule 11.15:  
The strobing of information driven onto the backplane shall only occur after all the signal lines have reached the required high or low signal level, as measured on the source board connector. The values shall be as in Table 11-6 and 11-7.

Rule 11.16:  
All receivers of information transferred across the backplane shall compensate for backplane skew, its own receiver skew, and an appropriate set up time before latching the transferred information. The values shall be as in Tables 11-6 and 11-7.

11.2.6 Address Phase Protocol and Timing  

Rule 11.17:  
Starting addresses shall be aligned on 16 byte boundaries (i.e. 128 bit aligned).

Rule 11.18:  
Address timing and protocols shall be as defined in Figures 11-1 through 11-4.

Rule 11.19:  
BERR* can only be asserted on the first or third address phase instead of toggling DTACK*. See Figures 11-3 and 11-4.

Rule 11.20:  
DTACK* shall be the only valid responses during address phase 2.

Rule 11.21:  
Masters shall ignore the RETRY*/RESP* and BERR* during address phase 2.

Observation 11.7:  
Slave terminated and slave suspend operations are not supported during address phase 2. Anomalous behavior can result if these responses are sent.

Do not specify or claim conformance to this draft standard
Observation 11.8:
RESP* can be asserted only in the third address phase.

Observation 11.9:
If RESP* is asserted before DTACK* is toggled on the third address phase the Master interprets that response as indicating that the Slave is suspending the operation but the Master can expect data when it tries again. This can also be interpreted as a Slave suspend response. See Figure 11-2.

Observation 11.10:
If RESP* is asserted before BERR* is asserted in the third address phase the Master interprets that response as indicating that the Slave has no data and the transfer attempt is to be terminated. See Figure 11-3.

Observation 11.11:
Since the target address is in two parts the target device generates DTACK* during the first phase of the address cycle if that portion of the address is recognized. The lowest byte of the address comes in the second address phase and therefore cannot be used for the address of the target device. The low byte only specifies an internal address.

Rule 11.22:
Address lines A[20:16] in the second address phase shall provide the GA of the Master as defined in Chapter 3 of this draft standard. If not implemented the value shall be 0x00.

Observation 11.12:
The GA in the second address phase provides a mechanism to determine the bus master for a particular transaction.

Rule 11.23:
Address lines A[31:24] in the second address phase shall provide a subunit number of the master. If not implemented the value shall be 0x00.

Observation 11.13:
The subunit number provides a mechanism for identifying which part of a master initiated a transaction. In the case of a VME module with several processors it could be the processor number.

11.2.7 Data Phase Protocol and Timing

Rule 11.24:
Data timing and protocols shall be as defined in Figures 11-5 through 11-12.

Observation 11.14:
If RESP* is asserted before DTACK* is toggled during the data phase then the Master interprets that response as indicating that the Slave is suspending the operation but the Master can expect data when it tries again. This can also be interpreted as a Slave busy response. Data was not accepted or sent for that DS1* transition. See Figures 11-6 and 11-10.

Observation 11.15:
If RESP* is asserted before BERR* is asserted during the data phase then the Master interprets that response as indicating that the Slave has no data at that time and is finished. Data was not accepted or sent for that DS1* transition. See Figures 11-7, 11-8, 11-11 and 11-12.

Observation 11.16:
The toggling of DTACK* without the assertion of RESP* during the data phase indicates that the Slave has accepted the read or write data. See Figures 11-5 and 11-9.

Observation 11.17:
The assertion of BERR* without RESP* during the data phase indicates that the Slave has had an error and the data was not accepted or sent for that DS1* transition. See Figures 11-7, 11-8, 11-11 and 11-12.

Do not specify or claim conformance to this draft standard

VME64x, VITA 1.1-199x/D1.7  56  5/5/97
Observation 11.18:
Some bus timers are designed to assert BERR when DS0 or DS1 has been asserted for greater than a set period, without monitoring the state of DTACK. In such a case, the bus timer could time-out a 2eVME transfer since DS1* is held low for the duration of the transfer. To avoid this, the bus timer should be set to a value greater than the longest expected 2eVME transfer.

Rule 11.25:
Master and Slave 2eVME state machines must be robust enough to recover gracefully if BERR* is asserted by the bus time during a 2eVME transfer.

Table 11-4  6U VME64x Signal Field Definitions

<table>
<thead>
<tr>
<th>Address</th>
<th>Address</th>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Phase 1</td>
<td>Phase 2</td>
<td>Phase 3</td>
</tr>
<tr>
<td>AM[5:0]</td>
<td>0x20</td>
<td>0x20</td>
<td>0x20</td>
</tr>
</tbody>
</table>

Table 11-5  3U VME64x Signal Field Definitions

<table>
<thead>
<tr>
<th>Address</th>
<th>Address</th>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Phase 1</td>
<td>Phase 2</td>
<td>Phase 3</td>
</tr>
<tr>
<td>AM[5:0]</td>
<td>0x21</td>
<td>0x21</td>
<td>0x21</td>
</tr>
</tbody>
</table>
### Table 11-6  2eVME Specific Timing Parameters

<table>
<thead>
<tr>
<th>Timing Parameter</th>
<th>Description</th>
<th>Source (ns)</th>
<th>Destination (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td>Address and data setup time</td>
<td>0</td>
<td>-21</td>
</tr>
<tr>
<td>S2</td>
<td>RESP* to DTACK*/BERR* setup time</td>
<td>20</td>
<td>10</td>
</tr>
<tr>
<td>H1</td>
<td>Address or Data hold time</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>T1</td>
<td>Handshake delay time</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

### Table 11-7  2eVME Timing Parameters

<table>
<thead>
<tr>
<th>Timing Parameter</th>
<th>Description</th>
<th>At MASTER (ns)</th>
<th>At SLAVE (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>IACK*, AM[5:0], &amp; Address valid to AS* assertion setup time</td>
<td>35</td>
<td>10</td>
</tr>
<tr>
<td>6</td>
<td>Time from DTACK* high to time data lines can be driven by MASTER</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>Delay time from data line release to MASTER assertion of DS1* (begin Data Phase)</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>8</td>
<td>Data line setup time to DS0*/DS1*</td>
<td>35</td>
<td>10</td>
</tr>
<tr>
<td>10</td>
<td>Delay time from AS* to first assertion of DS0*/DS1*</td>
<td>0</td>
<td>-10</td>
</tr>
<tr>
<td>12</td>
<td>WRITE* valid to DS0*/DS1* setup time</td>
<td>35</td>
<td>10</td>
</tr>
<tr>
<td>16</td>
<td>IACK* and AM[5:0] hold time from last assertion of DTACK* or BERR*</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>18A</td>
<td>AS* negation time from last DTACK* or BERR*</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>23</td>
<td>WRITE* hold time from last negation of DS0*/DS1*</td>
<td>10</td>
<td>0</td>
</tr>
<tr>
<td>26</td>
<td>Delay from first assertion of DS1* to SLAVE assertion of data lines</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>31</td>
<td>Delay from data line release until SLAVE can drive/release DTACK* or BERR* at end of read data phase</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
The following figures are attached to the end of this draft standard.

| Figure 11-1 | 2eVME Address Broadcast |
| Figure 11-2 | 2eVME Address Broadcast - Slave Suspend Response |
| Figure 11-3 | 2eVME Address Broadcast - Slave Stop/Error Response |
| Figure 11-4 | 2eVME Address Broadcast - Slave Suspend/Stop/Error Response |
| Figure 11-5 | 2eVME Read Data Transfers - Master termination |
| Figure 11-6 | 2eVME Read Data Transfers - Slave Suspend |
| Figure 11-7 | 2eVME Read Data Transfers - Slave Stop/Error on Odd Beat |
| Figure 11-8 | 2eVME Read Data Transfers - Slave Stop/Error on Even Beat |
| Figure 11-9 | 2eVME Write Data Transfers - Master Termination |
| Figure 11-10 | 2eVME Write Data Transfers - Slave Suspend |
| Figure 11-11 | 2eVME Write Data Transfers - Slave Stop/Error on Odd Beat |
| Figure 11-12 | 2eVME Write Data Transfers - Slave Stop/Error on Even Beat |

None of the figures were update from draft 1.5 and draft 1.6, except for figure numbers, titles and page numbers.
Appendix A through D

Appendix A

Glossary of Additional VME64x Terms

Introduction
This is an extension of the terms defined in the VME64 Standard, Appendix A. Terminology described in the VME64 Standard are not repeated in this standard. Refer to the VME64 Standard for a listing of the VME64 Terminology.

3U
A term used to describe single high VME, VME64 and VME64x boards that are 100 mm in height. Also used to describe backplanes that interface to these same boards.

6U
A term used to describe double high VME, VME64 and VME64x boards that are 233.35 mm in height. Also used to describe backplanes that interface to these same boards.

9U
A term used to describe triple high boards that are 366.70 mm in height. Also used to describe backplanes that interface to these same boards. 9U VME, VME64 and VME64x boards and backplanes are not defined in this draft standard, but are generally considered an optional size.

* (asterisk)
When appended to a signal’s name, the suffix "*" indicates that the logic state of the signal is the opposite state. A high is a logic zero and a low is a logic one.

Address Space Relocation
The ability to change the base address of a contiguous area within a module. Traditionally in VME, this has been done manually with jumpers or switches. Chapter 10 of this document specifies support for software-programmable address space relocation, thus supporting "plug and play" on VME. Also specified is a standard way to latch switch settings for software to read.

Amnesia Address
An address value used when a geographical address parity error is detected. The board does not know its real geographical address, therefore assigns itself a predefined address value stating "I am alive, but don't know the correct slot number".

BAR
Base Address Register in the CR/CSR. The value is set by the geographical address pins or via the auto slot identification function.

Configuration RAM (CRAM)
This optional area within CR/CSR space may provide "scratch pad" RAM for use by system software. The intended use is storage of configuration data associated with the module, such as driver state data to enable automatic fail over.

Contact
A term used to describe the physical connection within a connector where two mechanical components mate to provide an electrical path between two mating elements, such as a board to a backplane or a cable to board.

Do not specify or claim conformance to this draft standard
Appendix A through D

Data Beat
A time period in which a unit of data is transferred from the source to the destination in the 2eVME protocol. The unit of data is either 4 or 8 bytes.

Geographical Addressing
An address mechanism which provides the binary number of the board slot.

Mate First Break Last (MFBL)
A set of one or more pins that contact before other pin(s) within a connector or connector group during connector mating, i.e. they mate first. During the disconnection of a connector pair, the set of one or more pins that break contact last.

Monarch
The processor that gains or is assigned control to manage the initialization and configuration of all boards plugged into the backplane. The monarch may also be the processor that manages the total system during normal operation.

P0/J0 Connector Area
A term used to describe the area on VME64x boards between the P1 and P2 connectors and on VME64 backplanes between the J1 and J2 connectors. The area is used to mount additional connectors for user defined I/O off VME64x boards through VME64x backplanes.

Pins
A term used to describe a connectors physical mechanism of connecting a signal between a board and backplane. The expanded IEC 603-2 connector, provides additional contacts on the connector's outer shell. These are physically blade-on-beam style contacts. Within this standard, the term "pin" is also used to represent these connector contacts.

Position
A term used to describe the "short row" of pins in a connector which runs the shorter length of the connector, such as pins z17, a17, b17, c17 and d17.

Precharge voltage
A voltage supplied to the board prior to a board’s signal pins contact with the backplane connectors. This voltage is used to precharge bus signal pins on the board and to put the bus transceivers into a high impedance mode prior to live insertion. This voltage is also used by the hot swap control logic. This voltage is also used during the withdrawal of a board from a backplane.

Row
A term used to describe the set of pins in a connector which run the longer length of the connector.

User Defined I/O
A term used to describe the functional definition of a group of connector I/O signal pins. The user in this case can be either the supplier (manufacturer) of the board or the end user of the board. From a "standards" point of view, both are users of the standard, therefore the broad definition of "user defined".

User Space
A space within the CR/CSR address space where specific end user's application code (program or data) can be placed. Suppliers (manufacturers) are not allowed to use this space.

Do not specify or claim conformance to this draft standard
Appendix B

Additional VME64x Signal/Pin Descriptions

Introduction
This appendix describes the additional VME64x signal lines and associated connector pin defined in this draft standard. See the VME64 Standard, Appendix B for the VME64 signal/pin descriptions. The following table identifies the VME64x signal/pin by mnemonic and describes the signal/pin characteristics.

VME64 Signal Identification

<table>
<thead>
<tr>
<th>Signal/Pin Mnemonic</th>
<th>Signal/Pin Name and Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GA[4..0]*</td>
<td>Geographical Address - A set of backplane driven signals that are either tied to ground or floating and are used to carry slot number information.</td>
</tr>
<tr>
<td>GAP*</td>
<td>Geographical Address Parity - A backplane driven signal that is either tied to ground or floating and is used to carry geographical address parity.</td>
</tr>
<tr>
<td>GND</td>
<td>The DC voltage reference and to carry the power return current for boards and backplanes.</td>
</tr>
<tr>
<td>LI/I*</td>
<td>Live Insertion Input - A three-state driven signal that is used to carry hot swap input control information.</td>
</tr>
<tr>
<td>LI/O*</td>
<td>Live Insertion Output - A three-state driven signal that is used to carry hot swap output control information.</td>
</tr>
<tr>
<td>MCLK</td>
<td>IEEE 1149.5 MTM-Bus Clock - A three-state driven signal that is used to carry the T&amp;Mbus clock signal.</td>
</tr>
<tr>
<td>MCTL</td>
<td>IEEE 1149.5 MTM-Bus Control - A three-state driven signal that is used to carry the T&amp;Mbus control signal.</td>
</tr>
<tr>
<td>MMD</td>
<td>IEEE 1149.5 MTM-Bus Master Data - A three-state driven signal that is used to carry the T&amp;Mbus master data signal information.</td>
</tr>
<tr>
<td>MPR</td>
<td>IEEE 1149.5 MTM-Bus Pause Request - A three-state driven signal that is used to carry the T&amp;Mbus pause request signal information.</td>
</tr>
<tr>
<td>MSD</td>
<td>IEEE 1149.5 MTM-Bus Slave Data - A three-state driven signal that is used to carry the T&amp;Mbus slave data signal information.</td>
</tr>
<tr>
<td>RESP*</td>
<td>Response - A three-state driven signal that is used to carry the Response signal information as defined by the 2eVME Protocol.</td>
</tr>
<tr>
<td>RsvB</td>
<td>Reserved Bused - These reserved bused signals are reserved for future definition by the VITA Standards Organization.</td>
</tr>
<tr>
<td>RsvU</td>
<td>Reserved Unbused - These connector pins are reserved for future definition by the VITA Standards Organization.</td>
</tr>
</tbody>
</table>

Do not specify or claim conformance to this draft standard
### Signal/Pin Mnemonic

<table>
<thead>
<tr>
<th>Signal/Pin Name and Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SBA</strong> Serial Bus A Line - A three-state driven signal that is used to carry serial data information for hot swap control.</td>
</tr>
<tr>
<td><strong>SBB</strong> Serial Bus B Line - A three-state driven signal that is used to carry serial data information for hot swap control.</td>
</tr>
<tr>
<td><strong>UD</strong> User Defined - These pins are defined by the user and are used to carry various types of input/output information.</td>
</tr>
<tr>
<td><strong>VPC</strong> Voltage PreCharge - A power voltage used by the hot swap logic.</td>
</tr>
<tr>
<td><strong>+3.3V</strong> +3.3 VDC Power - Used by on board logic circuits.</td>
</tr>
<tr>
<td><strong>+V1</strong> The positive side of the 48 volt supply, usually paired with the +V2 power pin.</td>
</tr>
<tr>
<td><strong>+V2</strong> The positive side of the 48 volt supply, usually paired with the +V1 power pin.</td>
</tr>
<tr>
<td><strong>-V1</strong> The negative side of the 48 volt supply, usually paired with the -V2 power pin.</td>
</tr>
<tr>
<td><strong>-V2</strong> The negative side of the 48 volt supply, usually paired with the -V1 power pin.</td>
</tr>
</tbody>
</table>

*Do not specify or claim conformance to this draft standard*
Appendix A through D

Appendix C

VME64 and VME64x Function Mnemonics

Introduction
This appendix lists the functional mnemonics of the VME64 Standard and this draft standard. The signal/pin mnemonics listed in Appendix B are not included in this appendix. These mnemonics can be used to describe the functional capability of VME, VME64 and VME64x boards, backplanes and systems, where appropriate.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>+12V</td>
<td>Backplane or system provides +12V power or board uses +12V power</td>
</tr>
<tr>
<td>+3.3V</td>
<td>Backplane or system provides +3.3V power or board uses +3.3V power</td>
</tr>
<tr>
<td>+5V</td>
<td>Backplane or system provides +5V power or board uses +5V power</td>
</tr>
<tr>
<td>-12V</td>
<td>Backplane or system provides -12V power or board uses -12V power</td>
</tr>
<tr>
<td>2eVME</td>
<td>Board supports the 2eVME protocol</td>
</tr>
<tr>
<td>48V</td>
<td>Backplane or system provides 48V power or board uses 48V power</td>
</tr>
<tr>
<td>A16</td>
<td>Performs 16 bit address transfers across the backplane</td>
</tr>
<tr>
<td>A24</td>
<td>Performs 24 bit address transfers across the backplane</td>
</tr>
<tr>
<td>A32</td>
<td>Performs 32 bit address transfers across the backplane</td>
</tr>
<tr>
<td>A40</td>
<td>Performs 40 bit address transfers across the backplane</td>
</tr>
<tr>
<td>A64</td>
<td>Performs 64 bit address transfers across the backplane</td>
</tr>
<tr>
<td>ADO</td>
<td>Board supports address only cycles without handshakes</td>
</tr>
<tr>
<td>ADOH</td>
<td>Board supports address only cycles with handshakes</td>
</tr>
<tr>
<td>BLT</td>
<td>Performs block transfers across the backplane</td>
</tr>
<tr>
<td>BTO</td>
<td>Provides the bus timer time out function</td>
</tr>
<tr>
<td>CR/CSR</td>
<td>Board supports the CR/CSR function</td>
</tr>
<tr>
<td>D08</td>
<td>Performs 8 bit data transfers across the backplane</td>
</tr>
<tr>
<td>D16</td>
<td>Performs 16 bit data transfers across the backplane</td>
</tr>
<tr>
<td>D32</td>
<td>Performs 32 bit data transfers across the backplane</td>
</tr>
<tr>
<td>D64</td>
<td>Performs 64 bit data transfers across the backplane</td>
</tr>
<tr>
<td>ESD</td>
<td>Subrack or board supports the VME64x ESD scheme</td>
</tr>
<tr>
<td>EMC</td>
<td>Subrack or board supports the VME64x EMC scheme</td>
</tr>
<tr>
<td>ETL</td>
<td>Board uses the ETL devices for bus transceivers</td>
</tr>
<tr>
<td>FAIR</td>
<td>Bus requester supports the fair bus request mode</td>
</tr>
<tr>
<td>GA</td>
<td>Uses or provides geographical address</td>
</tr>
<tr>
<td>GAP</td>
<td>Uses or provides geographical address parity</td>
</tr>
<tr>
<td>I(x)</td>
<td>Interrupter, which generates interrupts on level x</td>
</tr>
<tr>
<td></td>
<td>- Where x ranges between 1 to 7</td>
</tr>
<tr>
<td>IE/HDL</td>
<td>Board uses the injection/extraction handles</td>
</tr>
<tr>
<td>IEL/HDL</td>
<td>Board uses the injection/extraction/locking handles</td>
</tr>
<tr>
<td>IE/COMB</td>
<td>Subrack provides the front rail comb for support of the injection/extraction handles</td>
</tr>
</tbody>
</table>

Do not specify or claim conformance to this draft standard
Appendix A through D

IH(x) Interrupt handler processes interrupt level x  
- Where x ranges between 1 to 7

IH(x-y) Interrupt handler processes interrupt levels x through y  
- Where x and y range between 1 to 7

J0 Backplane uses the 95 pin 2 mm connector in the J0 connector area

J0/S A special connector (e.g. fiber optic or coaxial) in the J0 connector area

J1/96 Backplane uses the 96 pin connector in the J1 connector area

J1/160 Backplane uses the 160 pin connector in the J1 connector area

J2/96 Backplane uses the 96 pin connector in the J2 connector area

J2/160 Backplane uses the 160 pin connector in the J2 connector area

KEY Subrack or board supports the VME64x keying scheme

Lock Board support the locked cycles

MBLT Performs multiplexed block transfers across the backplane

MTM Board supports the IEEE 1149.5 MTM function

P0 Board uses the 95 pin 2 mm connector in the P0 connector area

P0/S A special connector (e.g. fiber optic or coaxial) in the P0 connector area

P1/96 Board uses the 96 pin connector in the P1 connector area

P1/160 Board uses the 160 pin connector in the P1 connector area

P2/96 Board uses the 96 pin connector in the P2 connector area

P2/160 Board uses the 160 pin connector in the P2 connector area

PRI Bus arbiter supports the priority mode

RETRY Board supports protocols with retry capability

RESP Board support protocol with response capability

RMW Performs read-modify-write transfers across the backplane

ROR Bus requester supports the release-on-request mode

RRS Bus arbiter supports the round robin mode

RWD Bus requester supports the release-when-done mode

SysCon Provides the system controller functions including: BTO, arbitration, interrupt daisy chain driver and 16 MHz system clock driver

UAT Performs unaligned transfers across the backplane

VPC Backplane provides or board uses the pre-charge voltage power  
(Power provided or used shall be included in the +5V power ratings)

W+12:x Max +12V power provided by the backplane or system (in watts)  
- Or max. +12V power consumed by a board averaged over a one second period

W-12:x Max -12V power provided by the backplane or system (in watts)  
- Or max. -12V power consumed by a board averaged over a one second period

W+3.3:x Max +3.3V power provided by the backplane or system (in watts)  
- Or max. +3.3V power consumed by a board averaged over a one second period

W+5:x Max +5V power provided by the backplane or system (in watts)  
- Or max. +5V power consumed by a board averaged over a one second period

Do not specify or claim conformance to this draft standard
Appendix A through D

W48:x  Max 48V power provided by the backplane or system (in watts)
- Or max. 48V power consumed by a board averaged over a one second period
Appendix D

IEEE 1101.2-1992 Background

Introduction
This is an informative appendix that provides some background information on IEEE 1101.2-1992 The Standard for Mechanical Core Specifications for Conduction Cooled Eurocards

Background
The architectural concepts and advantages offered by the VMEbus are already well understood and have been since its inception in October of 1981. However it was recognized in the late 1980's by a handful of defense-oriented board and system-level manufacturers, that the needs of the military marketplace for a more rugged and robust mechanical solution was required rather than the air cooled-only offerings of the time. Physical space is at a premium in tactical and strategic military aircraft, ships and ground vehicles. Conduction-cooling held the key to minimize electronic subsystems volume by ensuring high reliability through efficient thermal management techniques while increasing board and system-level functionality. Thus the need for a 6U x 160 mm VMEbus conduction-cooled standard was born.

The IEEE 1101.2 standard ensures complete mechanical interchangeability and intermateability of multiple vendor’s conduction-cooled VMEbus circuit card assemblies (CCAs) into compliant chassis in a format suitable for military and rugged applications. In addition, 1101.2-compliant CCAs are both electrically and physically compatible with existing commercial environment, double-height, 160 mm Eurocard boards and chassis, providing a flexible software development environment. This greatly reduces the costs and mitigates the risk associated with direct technology insertion into deployed military systems, supporting the concept of P3I (Pre-Planned Product Improvement).

Conduction-cooled CCAs are used wherever convection (or forced-air) cooling is not possible nor appropriate for particular severe environment applications. However, conduction-cooled CCAs used in physically hostile and extended temperature environments present certain design challenges. Of prime concern is the layout and protection of relatively fragile electronic components to ensure effective heat transfer to the card edge. For example, the CCA might consist of an electrically insulated, metallic heat conduction plate permanently heat/pressure bonded to a printed wiring board (PWB) or could possibly be represented by a set of copper thermal vias (or pathways) embedded within the layers of the PWB itself. In either case, the heat management layer conducts the heat generated by the board's active and passive components, through the heat management layer, to the edge of the CCA where the heat is extracted by the chassis, reducing thermal gradients and "hot spots" on the board which can adversely affect reliability. In addition, stiffening ribs are added to increase mechanical rigidity. This three-dimensional PWB and thermal management sub-assembly requires tight tolerances to ensure that it does not interfere with other CCAs in the chassis and it provides an accurate, mechanically stable fixed reference platform for repeatable insertion into the chassis slot. The resultant assembly contributes superior resistance to high levels of vibration and shock, guaranteeing a mechanically stable and reliable mounting surface for electronic components capable of surviving severe environments.

It is undeniable that the IEEE 1101.2-1992 standard has assisted in ushering in a new era to the embedded rugged and defense computer marketplace. Yesterday's proprietary, point-solutions are giving way to the adoption of open architecture standards and open systems solutions. This greatly decreases electronic subsystem development times and attributable costs, while also decreasing overall logistics and life-cycle costs by capitalizing on existing defense-oriented corporate infrastructures with the application of logistics control and configuration management. As a test to its founders, the VMEbus

Do not specify or claim conformance to this draft standard
Appendix A through D

continues to migrate and grow with technology advances, continually increasing performance, bandwidth and functionality - while maintaining forward and backward compatibility - securing an enviable position of flourishing well into the next century.
**Figure 11-1** 2eVME Address Broadcast

*Do not specify or claim conformance to this draft standard*
Extended AM Mode (Value = 20h or 21h)

HIGH for Read LOW for Write

Figure 11-2 2eVME Address Broadcast - Slave Suspend Response

Do not specify or claim conformance to this draft standard
Figure 12-3 2eVME Address Broadcast - Slave Stop/Error Response
Figure 12-4 2eVME Address Broadcast - Slave Suspend/Stop/Error Response

Do not specify or claim conformance to this draft standard
Figure 12-5 2eVME Read Data Transfers - Master Termination
Figure 12-6 2eVME Read Data Transfers - Slave Suspend
Figure 12-7 2eVME Read Data Transfers - Slave Stop/Error on Odd Beat

Do not specify or claim conformance to this draft standard
Figure 12-8 2eVME Read Data Transfers - Slave Stop/Error on Even Beat

*Do not specify or claim conformance to this draft standard*
Figure 12-9 2eVME Write Data Transfers - Master Termination

*Do not specify or claim conformance to this draft standard*
Figure 12-10 2eVME Write Data Transfers - Slave Suspend

Do not specify or claim conformance to this draft standard
Figure 12-11 2eVME Write Data Transfers - Slave Stop/Error on Odd Beat
Figure 12-12 2eVME Write Data Transfers - Slave Stop/Error on Even Beat

*Do not specify or claim conformance to this draft standard*