The Beta project is intended as a possible source of processor cards for the Level 2 Trigger to add to, or replace, Alpha processor cards, because of the poor manufacturing yield of the first Alpha production run. A second production run of Alphas is planned for delivery late this summer. To be useful for Run 2a, so the Beta can go into production if needed, a design is required which

- provides all Alpha functionality with performance roughly equivalent or better than the Alpha in event throughput. This is most securely achieved if individual specs are met or exceeded for Magic Bus DMA throughput, Magic Bus Programmed I/O latency and throughput, computing power, and VME throughput.
- minimizes software changes
- requires no or minimal firmware changes in other Level 2 cards
- is available as a tested prototype this fall

These requirements have strongly constrained the design, and emphasized pragmatism over engineering elegance.

The role of the oversight board for this project is to be sure that these goals are satisfied. The board should

- require documentation appropriate to the stage of the project
- set and monitor schedule milestones
- monitor spending against the approved 50K$ budget
- understand and approve of any changes of design or implementation
- approve (with DØ management) any changes which affect other parts of the system
- approve plans for allocation of effort for design, testing, integration, and maintenance
- approve readiness for production
- post project status and minutes of all meetings, no less frequently than monthly